Skip to main content

6 Result(s)

within Dinesh K. Sharma Remove this filter Engineering Remove this filter

and

  1. No Access

    Article

    Routing decisions for Buddhist pilgrimage: an elitist genetic algorithm approach

    Pilgrimage is a historic and inseparable event in Buddhism. The event is significant for Indian tourism and its long-term viability. There are several critical Buddhist pilgrimage-related problems. One such pr...

    Rabin K. Jana, Dinesh K. Sharma… in International Journal of System Assurance … (2024)

  2. No Access

    Article

    Forecasting US stock price using hybrid of wavelet transforms and adaptive neuro fuzzy inference system

    Artificial Neural Network (ANN) techniques are often used for time-series data forecasting, and Fuzzy Logic (FL) is integrated with the ANN to improve forecasting. This research aims to develop forecasting mod...

    Dinesh K. Sharma, H. S. Hota… in International Journal of System Assurance … (2024)

  3. No Access

    Article

    Distance function embedded genetic algorithm for maximizing the group efficacy measure of performance of machine-part cells

    Cell formation problems in cellular manufacturing deal with the processing of similar part families in a machine group with the aim of variation of cell load and exceptional element minimization. We propose a ...

    Dinesh K. Sharma, Barnali Chaudhuri, Manojit Chattopadhyay… in Soft Computing (2023)

  4. Article

    Integration of genetic algorithm with artificial neural network for stock market forecasting

    Traditional statistical as well as artificial intelligence techniques are widely used for stock market forecasting. Due to the nonlinearity in stock data, a model developed using the traditional or a single in...

    Dinesh K. Sharma, H. S. Hota, Kate Brown… in International Journal of System Assurance … (2022)

    Download PDF (1937 KB) View Article

  5. No Access

    Article

    Effect of jitter on the settling time of mesochronous clock retiming circuits

    It is well known that timing jitter can degrade the bit error rate of receivers that recover the clock from input data. However, timing jitter can also result in an indefinite increase in the settling time of ...

    Naveen Kadayinti, Amitalok J. Budkuley… in Analog Integrated Circuits and Signal Proc… (2019)

  6. No Access

    Article

    Reasoning about synchronization in GALS systems

    Correct design of interface circuits is crucial for the development of System-on-Chips (SoC) using off-the-shelf IP cores. For correct operation, an interface circuit must meet strict synchronization timing co...

    Supratik Chakraborty, Joycee Mekie, Dinesh K. Sharma in Formal Methods in System Design (2006)