Log in

Gate Oxide Integrity for Polysilicon Thin-film Transistors: A Comparative Study for ELC, MILC, and SPC Crystallized Active Polysilicon Layer

  • Published:
MRS Online Proceedings Library Aims and scope

Abstract

In this paper, we present the results of Plasma Enhanced Chemical Vapor Deposition gate oxide (SiO2) integrity on ELC (excimer laser crystallized), MILC (metal induced lateral crystallized) and SPC (solid phase crystallized) polysilicon films. We observed that gate oxide strength of poly Si TFT strongly depends on the crystallization method for the active silicon layer. In the case of ELC films, asperities on the silicon surface reduce the SiO2 breakdown field significantly. The metallic contaminants in MILC films are responsible for a deleterious impact on gate oxide integrity. Among the three cases, the SiO2 breakdown field was the highest for the SPC silicon films. The breakdown fields at the 50% failure points in Weibull plots for the ELC, MILC and SPC cases were 5.1MV/cm, 6.2MV/cm, 8.1MV/cm, respectively. We conclude that the roughness and metallic contamination of the poly Si films are the main factors that cause enhanced breakdown of SiO2 films.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Mark Stewart, Robert S. Howell, Leo Pires and Miltiadis K. Hatalis: IEEE Trans. Electron Devices 48 (2001) 845.

    Google Scholar 

  2. B. D. Choi and D. K. Schroder: Appl. Phys. Lett. 79 (2001) 2645.

    Google Scholar 

  3. D. K. Schroder: Semiconductor Material & Device Characterization (Wiley-Interscience, New York, 1998) 2nd ed.

    Google Scholar 

  4. S. W. Lee and S. K. Joo: IEEE Electron Device Letters, 17, No. 4, (1996) 160.

    Google Scholar 

  5. M. Wong, Z**, G. A. Bhat, P. C. Wong, and H.S. Kwok: IEEE Trans. Electron Devices 47 (2000) 1061.

    Google Scholar 

  6. D. Walz, J. P. Joly, R. Falster and G. Kamarinos: Jpn. J. Appl. Phys. 34 (1995) 4091.

    Google Scholar 

  7. R. Holzl, A. Huber, L. Fabry, K. J. Range and M. Blietz: Appl. Phys. A: Mater. Sci. Process. A72, (2001) 351.

    Google Scholar 

  8. J. Wong-Leung, D. J. Eaglesham, J. Sapjeta, D. C. Jacobson, J. M. Poate, and J.S. Wil-liams: J. Appl. Phys. 83 (1998) 580. 10.1063/1.366643

    Google Scholar 

  9. B. D. Choi: Ph.D. Thesis, Electrical Engineering, Arizona State University, Tempe, Ari-zona, USA, 2001.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Choi, D.C., Choi, B.D., Jung, J.Y. et al. Gate Oxide Integrity for Polysilicon Thin-film Transistors: A Comparative Study for ELC, MILC, and SPC Crystallized Active Polysilicon Layer. MRS Online Proceedings Library 862, 221 (2004). https://doi.org/10.1557/PROC-862-A22.1

Download citation

  • Published:

  • DOI: https://doi.org/10.1557/PROC-862-A22.1

Navigation