Skip to main content

1 Result(s)

within Article Remove this filter Vojtěch Havel Remove this filter

and

  1. No Access

    Article

    Accelerating temporal verification of Simulink diagrams using satisfiability modulo theories

    Automatic verification of programs and computer systems with input variables represents a significant and well-motivated challenge. The case of Simulink diagrams is especially difficult, because there the inpu...

    Petr Bauch, Vojtěch Havel, Jiří Barnat in Software Quality Journal (2016)