Skip to main content

and
  1. No Access

    Chapter and Conference Paper

    Instruction Level Energy Modeling for Pipelined Processors

    A new method for creating instruction level energy models for pipelined processors is introduced. This method is based on measuring the instantaneous current drawn by the processor during the execution of the ...

    S. Nikolaidis, N. Kavvadias, T. Laopoulos in Integrated Circuit and System Design. Powe… (2003)

  2. No Access

    Chapter and Conference Paper

    Instrumentation Set-up for Instruction Level Power Modeling

    Energy constraints form an important part of the design specification for processors running embedded applications. For estimating energy dissipation early at the design cycle, accurate power consumption model...

    S. Nikolaidis, N. Kavvadias, P. Neofotistos in Integrated Circuit Design. Power and Timin… (2002)