Skip to main content

and
  1. No Access

    Chapter and Conference Paper

    An Analytical Model for Loop Tiling Transformation

    Loop tiling is a well-known loop transformation that enhances data locality in memory hierarchy. In this paper, we initially reveal two important inefficiencies of current analytical loop tiling models and we ...

    Vasilios Kelefouras, Karim Djemame in Embedded Computer Systems: Architectures, … (2022)

  2. No Access

    Book

  3. No Access

    Chapter

    VirISA: Recruiting Virtualization and Reconfigurable Processor ISA for Malicious Code Injection Protection

    As users place increasingly more sensitive information in IT products, trusting that a system is not compromised by malicious entities becomes imperative. Code injection is a well-known attack that can directl...

    Apostolos P. Fournaris, Georgios Keramidas in Components and Services for IoT Platforms (2017)

  4. No Access

    Chapter

    IoT in Ambient Assistant Living Environments: A View from Europe

    The purpose of this chapter is to offer a survey of the EU funded projects within the scope of Internet of Things and ambient assisted living (AAL) environments. Our analysis concentrates on three main aspects...

    Christos Panagiotou, Christos Antonopoulos in Components and Services for IoT Platforms (2017)

  5. No Access

    Chapter and Conference Paper

    Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: The RADIO Perspective

    Demographic and epidemiologic transitions in Europe have brought a new health care paradigm where life expectancy is increasing as well as the need for long-term care. To meet the resulting challenge, European...

    Christos Antonopoulos, Georgios Keramidas in Applied Reconfigurable Computing (2015)

  6. No Access

    Chapter and Conference Paper

    Dynamic Dictionary-Based Data Compression for Level-1 Caches

    Data cache compression is actively studied as a venue to make bet ter use of on-chip transistors, increase apparent capacity of caches, and hide the long memory latencies. While several techniques have been pr...

    Georgios Keramidas, Konstantinos Aisopos in Architecture of Computing Systems - ARCS 2… (2006)