Page
%P
![Loading...](https://link.springer.com/static/c4a417b97a76cc2980e3c25e2271af3129e08bbe/images/pdf-preview/spacer.gif)
-
Chapter and Conference Paper
A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
In this paper, a hardware implementation of MSB-first word-parallel bit-serial multiplier with shorter delay time than other existing multipliers in finite field is presented. The proposed multiplier operates ...