![Loading...](https://link.springer.com/static/c4a417b97a76cc2980e3c25e2271af3129e08bbe/images/pdf-preview/spacer.gif)
-
Chapter and Conference Paper
Cache Controller Design on Ultra Low Leakage Embedded Processors
A leakage-efficient cache controller design targeted on ultra low power embedded processors is proposed. The key insight is that a large circuits subset is accessed only when cache misses happen. By utilizing ...
-
Chapter
Variable Tsunami Sources and Seismic Gaps in the Southernmost Kuril Trench: A Review
In the southernmost Kuril Trench, the tsunami source regions vary their along-trench extent even among earthquakes occurring within the same segment. Recent studies suggest that the tsunami source of the 1952 ...
-
Chapter and Conference Paper
Performance/Cost Trade-Off Evaluation for the DCT Implementation on the Dynamically Reconfigurable Processor
The Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor with the capability of changing its hardware functionality within a clock cycle. While imp...
-
Chapter and Conference Paper
Fast and Secure Packet Processing Environment for Per-Packet QoS Customization
To allow end users define network behavior andto make communication network evolution service-driven, we propose fast and secure capsule processing environment, dedicated CPU architecture named StreamCode and ...