SpringerLink
Log in

Sequential Circuit Technology Map**

1998; Pan, Liu

  • Reference work entry
Encyclopedia of Algorithms

  • 206 Accesses

Keywords and Synonyms

Figure 1
figure 1

Technology map**: (1) Original network, (2) covering, (3) map** solution

Full size image

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 399.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Recommended Reading

  1. Cong, J., Ding, Y.: FlowMap: An Optimal Technology Map** Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. on Comput. Aided Des. of Integr. Circuits and Syst., 13(1), 1–12 (1994)

    Google Scholar 

  2. Cong, J., Wu, C.: FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits. ACM/IEEE Design Automation Conference (1997)

    Google Scholar 

  3. Keutzer, K.: DAGON: Technology Binding and Local Optimization by DAG Matching. ACM/IEEE Design Automation Conference (1987)

    Google Scholar 

  4. Leiserson, C.E., Saxe, J.B.: Retiming Synchronous Circuitry. Algorithmica 6, 5–35 (1991)

    Article  MathSciNet  MATH  Google Scholar 

  5. Mishchenko, A., Chatterjee, S., Brayton, R., Ciesielski, M.: An integrated technology map** environment. International Workshop on Logic Synthesis (2005)

    Google Scholar 

  6. Pan, P.: Continuous Retiming: Algorithms and Applications. IEEE International Conference on Computer Design, pp. 116–121. (1997)

    Google Scholar 

  7. Pan, P., Lin, C.C.: A New Retiming-based Technology Map** Algorithm for LUT-based FPGAs. ACM International Symposium on Field-Programmable Gate Arrays (1998)

    Google Scholar 

  8. Pan, P., Liu, C.L.: Optimal Clock Period FPGA Technology Map** for Sequential Circuits. ACM/IEEE Design Automation Conference, June (1996)

    Google Scholar 

  9. Pan, P., Liu, C.L.: Optimal Clock Period FPGA Technology Map** for Sequential Circuits. ACM Trans. on Des. Autom. of Electron. Syst., 3(3), 437–462 (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Magma Design Automation, Inc., Los Angeles, CA, USA

    Peichen Pan

Authors
  1. Peichen Pan
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electrical Engineering and Computer ScienceMcCormick School of Engineering and Applied Science, Northwestern University, Evanston, IL, 60208, USA

    Ming-Yang Kao Professor of Computer Science

Rights and permissions

Reprints and permissions

Copyright information

© 2008 Springer-Verlag

About this entry

Cite this entry

Pan, P. (2008). Sequential Circuit Technology Map**. In: Kao, MY. (eds) Encyclopedia of Algorithms. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-30162-4_364

Download citation

Publish with us

Policies and ethics

Search

Navigation