VLSI Design of a Hardware Efficient FFT Processor

  • Conference paper
  • First Online:
Future Information Technology, Application, and Service

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 164))

  • 1804 Accesses

Abstract

This paper presents a CORDIC-based radix-4 FFT processor, which adopts an improved conflict-free parallel memory access scheme and the pipelined CORDIC architecture. By generating the twiddle factor correctly, the proposed FFT processor eliminates the need of ROM making it memory-efficient. Synthesis results show that the 16-bit 1024-point FFT processor only has 45 K equivalent gates with area of 0.13 mm2 excluding memories in Chartered 90 nm CMOS technology. When the operating frequency is 350 MHz, the proposed FFT processor performs 1024-point FFT every 3.94 μs.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Zhou, B., Peng, Y., Hwang, D.: Pipeline FFT architectures optimized for FPGAs. Int. J. Reconfigurable Comput. 2009, 1–9 (2009)

    Article  Google Scholar 

  2. Garrido, M., Parhi, K.K., Grajal, J.: A Pipelined FFT architecture for real-valued signals. IEEE Trans. Circuits Syst.-I Regul. Pap. 56, 2634–2643 (2009)

    Article  MathSciNet  Google Scholar 

  3. Kuo, J., Wen, C., Lin, C., Wu, A.: VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-Based Communication Systems. EURASIP J. Appl. Signal Process. 13, 1306–1316 (2003)

    Article  Google Scholar 

  4. **ao, X., Oruklu, E., Saniie, J.: Reduced memory architecture for CORDIC-based FFT. In: IEEE International Symposium on Circuits and Systems (2010)

    Google Scholar 

  5. Sung, T.Y.: Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations. IEE Proc.-Vis. Image Signal Process. 153, 405–410 (2006)

    Article  Google Scholar 

  6. Oruklu, E., **ao, X., Saniie, J.: Reduced memory and low power architecture for CORDIC-based FFT Processors. J. Signal Process. Syst. 66, 129–134 (2012)

    Article  Google Scholar 

  7. Volder, J.E.: The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. 20, 330–334 (1959)

    Article  Google Scholar 

  8. Andraka, R.: A survey of CORDIC algorithms for FPGA based computers. In: International Conference on Field Programmable Logic and Applications (1998)

    Google Scholar 

  9. Sung, T.Y., Hsin, H.C., Cheng, Y.P.: Low-power and high-speed CORDIC-based split-radix FFT processor for OFDM systems. Digit. Signal Process. 20, 511–527 (2010)

    Article  Google Scholar 

  10. Takalala, J.H., Jarvinen, T.S., Sorokin, H.T.: Conflict-free parallel memory access scheme for FFT processors. In: IEEE International Symposium on Circuits and Systems (2003)

    Google Scholar 

  11. **ao, X., Oruklu, E., Saniie, J.: An Efficient FFT Engine with Reduced Addressing Logic. IEEE Trans. Circuits Syst. II: Express br. 55(11), 1149–1153 (2008)

    Article  Google Scholar 

  12. **ao, X., Oruklu, E., Saniie, J.: Fast memory addressing scheme for radix-4 FFT implementation. In: IEEE International Symposium on Circuits and Systems (2009)

    Google Scholar 

  13. Zhang, Q., Meng, N.: A low area pipelined FFT processor for OFDM-based systems. In: International Conference on Wireless Communications, Networking and Mobile Computing (2009)

    Google Scholar 

  14. Pitkanen, T, Takala, J.: Low-power application-specific processor for FFT computations. J. Signal Process. Syst. 63, 165–176 (2011)

    Article  Google Scholar 

  15. Jeon, D., Seok, M, Charkabarti, C., Blaauw, D, Sylvester D.: Energy-optimized high performance FFT processor. In: International Conference on Acoustics, Speech and Signal Processing (2011)

    Google Scholar 

Download references

Acknowledgments

The authors would like to thank the National Natural Science Foundation Council and the Key Specific Project of China, to financially support this work under Grants No. 60970037 and No. 2009ZX01034-001-001-006.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Dongpei Liu .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media Dortdrecht

About this paper

Cite this paper

Liu, D., Liu, H., Zhang, J., Zhang, B., Zhou, L. (2012). VLSI Design of a Hardware Efficient FFT Processor. In: J. (Jong Hyuk) Park, J., Leung, V., Wang, CL., Shon, T. (eds) Future Information Technology, Application, and Service. Lecture Notes in Electrical Engineering, vol 164. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-4516-2_7

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-4516-2_7

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-4515-5

  • Online ISBN: 978-94-007-4516-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Navigation