SpringerLink
Log in

Reversible Logic Toffoli Gate Priority Encoder for Effective Nano-Scale Application in QCA Paradigm

  • Conference paper
  • First Online:
Renewable Energy, Green Computing, and Sustainable Development (REGS 2023)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 2081))

  • 21 Accesses

Abstract

Main objective of line of reversible priority encoder depends on QCA. Among important stages and processes. A cutting-edge kind of nanotechnology is known as quantum-dot cellular automata (QCA). It could be used as the foundation for reversible and digital circuit construction. In this study, a proposal for a simple, reversible, and encoders with the ratio of four inputs and two outputs are considered. It is possible to construct a reversible encoder circuit by making use of the Toffoli gate design, which is simple and very inexpensive. The simulation tool QCA Designer is used in order to evaluate the suggested designs for their level of structural soundness.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 59.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 79.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183–191 (1961)

    Article  MathSciNet  Google Scholar 

  2. Cho, H., Swartzlander, E.E.: Adder and multiplier design in quantum-dot cellular automata. IEEE Trans. Comput. 58(6), 721–727 (2009)

    Article  MathSciNet  Google Scholar 

  3. Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduction for quantum cellular automata. IEEE Trans. Nanotechnol. 3(4), 443–450 (2004)

    Article  Google Scholar 

  4. Hänninen, I., Takala, J.: Binary adders on quantum-dot cellular automata. J. Signal Process. Syst. 58(1), 87–103 (2010)

    Article  Google Scholar 

  5. Kummamuru, R.K., Orlov, A.O., Ramasubramaniam, R., Lent, C.S., Bernstein, G.H., Snider, G.L.: Operation of a quantum-dot cellular automata (QCA) shift register and analysis of errors. IEEE Trans. Electron Devices 50(9), 1906–1913 (2003)

    Article  Google Scholar 

  6. Walus, K., Jullien, G.A., Dimitrov, V.S.: Computer arithmetic structures for quantum cellular automata. In: Conference on Record of the Thirty-Seventh Asilomar, Signals, Systems and Computers, vol. 2, pp. 1435–1439 (2003)

    Google Scholar 

  7. Walus, K., Dysart, T.J., Jullien, G.A., Budiman, R.A.: QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–31 (2004)

    Article  Google Scholar 

  8. Lent, C.S., Tougaw, P.D.: Lines of interacting quantum-dot cells: a binary wire. J. Appl. Phys. 74(10), 6227–6233 (1993)

    Article  Google Scholar 

  9. Tougaw, P.D., Lent, C.S.: Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75(3), 1818–1825 (1994)

    Article  Google Scholar 

  10. Ahmad, F., Bhat, G.M., Ahmad, P.Z.: Novel adder circuits based on quantum-dot cellular automata (QCA). Circuits Syst. 5(6), 142–152 (2014)

    Article  Google Scholar 

  11. Garipelly, R., Kiran, P.M., Kumar, A.S.: A review on reversible logic gates and their implementation. Int. J. Emerg. Technol. Adv. Eng. 3(3), 417–423 (2013)

    Google Scholar 

  12. Haghparast, M., Jassbi, S.J., Navi, K., Hashemipour, O.: Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl. Sci. J. 3(6), 974–978 (2008)

    Google Scholar 

  13. Thapliyal, H., Srinivas, M.B.: Novel reversible multiplier architecture using reversible TSG gate (2006)

    Google Scholar 

  14. Bruce, J.W., Thornton, M.A., Shivakumaraiah, L., Kokate, P.S., Li, X.: Efficient adder circuits based on a conservative reversible logic gate. In: Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design (ISVLSI 2002), pp. 83–88. IEEE (2002)

    Google Scholar 

  15. Abdullah-Al-Shafi, M., Shifatul, M., Newaz, A.: A review on reversible logic gates and its QCA implementation. Int. J. Comput. Appl. 128(2), 27–34 (2015)

    Google Scholar 

  16. Das, J.C., Purkayastha, T., De, D.: Reversible nanorouter using QCA for nanocommunication. Nanomater. Energy 5(1), 28–42 (2016)

    Article  Google Scholar 

  17. Sen, B., Dutta, M., Goswami, M., Sikdar, B.K.: Modular design of testable reversible ALU by QCA multiplexer with increase in programmability. Microelectron. J. 45(11), 1522–1532 (2014). https://doi.org/10.1016/j.mejo.2014.08.012

    Article  Google Scholar 

  18. Kasilingam, K., Balaiah, P.: A novel design of nano router with high-speed crossbar scheduler for digital systems in QCA paradigm. Circuit World 48(4), 464–478 (2022)

    Article  Google Scholar 

  19. Kalpana, K., Paulchamy, B., Chinnapparaj, S., Mahendrakan, K., AbdulHayum, A.: A novel design of nano scale TIEO based single layer full adder and full subractor in QCA paradigm. In: 2021 5th International Conference on Intelligent Computing and Control Systems (ICICCS), pp. 575–582. IEEE (2021)

    Google Scholar 

  20. Vetteth, A., Walus, K., Dimitrov, V.S., Jullien, G.A.: Quantum-dot cellular automata of flip-flops. ATIPS Laboratory 2500, 1–5 (2003). ATIPS Laboratory 2500 University Drive, N.W., Calgary, Alberta, Canada T2N 1N4

    Google Scholar 

  21. Yang, X., Cai, L., Zhao, X.: Low power dual-edge triggered flip-flop structure in quantum dot cellular automata. Electron. Lett. 46(12), 825–826 (2010)

    Article  Google Scholar 

  22. Das, J.C., De, D.: Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate. J. Supercomput. 75(10), 6882–6903 (2019)

    Article  Google Scholar 

  23. Safoev, N., Abdukhalil, G., Abdisalomovich, K.A.: QCA based priority encoder using Toffoli gate. In: 2020 IEEE 14th International Conference on Application of Information and Communication Technologies (AICT), Tashkent, Uzbekistan, pp. 1–4 (2020)

    Google Scholar 

  24. Singh, K., Srinivas, M.B.: Design of efficient reversible logic based priority encoders. In: 2018 IEEE International Conference on Advanced Networks and Telecommunications Systems (ANTS), Indore, India, pp. 1–5 (2018). https://doi.org/10.1109/ANTS.2018.8710105

  25. Das, Sarkar, S.K.: Design of efficient reversible logic based Toffoli gate priority encoders. In: 2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, pp. 724–729 (2020). https://doi.org/10.1109/ICICCS48265.2020.9124176

  26. Sridhar, R., Prathibha, M.: Design and analysis of Toffoli gate based priority encoder using reversible logic. In: 2019 International Conference on Computational Intelligence in Data Science (ICCIDS), Chennai, India, pp. 1–5 (2019). https://doi.org/10.1109/ICCIDS.2019.8724667

  27. Singh, P.K., Kadam, R.M., Gaikwad, S.T.: Performance analysis of Toffoli gate based reversible priority encoder using quantum-dot cellular automata (QCA) technology. In: 2017 International Conference on Computational Techniques in Information and Communication Technologies (ICCTICT), Pune, India, pp. 1–5 (2017). https://doi.org/10.1109/ICCTICT.2017.7976777

  28. Shridhar, S., Chavan, R.M.: Reversible Toffoli gate priority encoder for quantum-dot cellular automata. In: 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, pp. 2133–2137 (2016). https://doi.org/10.1109/RTEICT.2016.7808059

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Hindusthan Institute of Technology, Coimbatore, India

    K. Kalpana & B. Paulchamy

  2. Department of ECE, Sri Eshwar College of Engineering, Coimbatore, India

    V. V. Teresa

  3. Department of ECE, Nehru Institute of Engineering and Technology, Coimbatore, India

    K. Sivakami, S. M. Deepa & N. Revathi

Authors
  1. K. Kalpana
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. B. Paulchamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. V. V. Teresa
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. K. Sivakami
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. S. M. Deepa
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. N. Revathi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to K. Kalpana .

Editor information

Editors and Affiliations

  1. CVR College of Engineering, Hyderabad, Telangana, India

    Sree Lakshmi Gundebommu

  2. Andhra University, Visakhapatnam, Andhra Pradesh, India

    Lakshminarayana Sadasivuni

  3. CVR College of Engineering, Hyderabad, India

    Lakshmi Swarupa Malladi

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Kalpana, K., Paulchamy, B., Teresa, V.V., Sivakami, K., Deepa, S.M., Revathi, N. (2024). Reversible Logic Toffoli Gate Priority Encoder for Effective Nano-Scale Application in QCA Paradigm. In: Gundebommu, S.L., Sadasivuni, L., Malladi, L.S. (eds) Renewable Energy, Green Computing, and Sustainable Development. REGS 2023. Communications in Computer and Information Science, vol 2081. Springer, Cham. https://doi.org/10.1007/978-3-031-58607-1_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-58607-1_15

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-58606-4

  • Online ISBN: 978-3-031-58607-1

  • eBook Packages: EnergyEnergy (R0)

Publish with us

Policies and ethics

Search

Navigation