Abstract
Field Programmable Gate Arrays (FPGAs) have repeatedly proven their importance in modern computing, delivering high flexibility while minimizing performance trade-offs and engineering costs compared to Application-Specific Integrated Circuits (ASICs). However, to achieve this level of flexibility, FPGAs require configuration, presenting a non-trivial initialization procedure accompanied by the inherent hardware security challenge focused on protecting the confidentiality of the user’s sensitive configuration data. This paper presents the Programming Management Unit (PMU) as an open-source core to address embedded FPGA (eFPGA) configuration and bitstream protection with a co-design implementation approach. The PMU hardware is meant to be adaptable for easy integration into open-source projects, providing a nexus for standardized communication protocols, cryptographic cores, and eFPGA configuration memory architectures. Moreover, this project aims to support the entire end-to-end configuration procedure, spanning from bitstream generation to eFPGA configuration memory, necessitating a software-based frond-end for encipherment, encoding, and delivery to PMU hardware. Showcasing the PMU within a practical context, this paper details an application where the PMU interfaces with JTAG, AES, SHA, and OpenFPGA eFPGA fabric carried out in the Skywater130 technology node. This demonstration highlights the PMU’s efficiency by illustrating the system-level trade-offs between area, power consumption, configuration time, and security protocols.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Ahmad, B., et al.: Don’t CWEAT it: toward CWE analysis techniques in early stages of hardware design. In: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, pp. 1–9 (2022)
AMD: 7 Series FPGAs Configuration, User Guide, December 2023. https://docs.xilinx.com/v/u/en-US/ug470_7Series_Config
AMD: Virtex-5 FPGAs Configuration User Guide, February 2023. https://docs.xilinx.com/v/u/en-US/ug191
Badrignans, B., Elbaz, R., Torres, L.: Secure FPGA configuration architecture preventing system downgrade. In: 2008 International Conference on Field Programmable Logic and Applications, pp. 317–322 (2008). https://doi.org/10.1109/FPL.2008.4629951
Barker, E.: Recommendation for key management: Part 1 - general. NIST Special Publication 800-57 Part 1 4 (2020)
Blodget, B., McMillan, S., Lysaght, P.: A lightweight approach for embedded reconfiguration of FPGAs. In: 2003 Design, Automation and Test in Europe Conference and Exhibition, pp. 399–400 (2003). https://doi.org/10.1109/DATE.2003.1253642
Boutros, A., Betz, V.: FPGA architecture: principles and progression. IEEE Circuits Syst. Mag. 21(2), 4–29 (2021). https://doi.org/10.1109/MCAS.2021.3071607
Daoud, L., Hussein, F., Rafla, N.: Real-time bitstream decompression scheme for FPGAs reconfiguration. In: 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1082–1085 (2018). https://doi.org/10.1109/MWSCAS.2018.8624003
Duncan, A., Rahman, F., Lukefahr, A., Farahmandi, F., Tehranipoor, M.: FPGA bitstream security: a day in the life. In: 2019 IEEE International Test Conference (ITC), pp. 1–10 (2019). https://doi.org/10.1109/ITC44170.2019.9000145
Barker, E., Roginsk, A.: Recommendation for key generation. NIST Special Publication 800-113 (2012)
Gruwell, A., Zabriskie, P., Wirthlin, M.: High-speed FPGA configuration and testing through JTAG. In: 2016 IEEE AUTOTESTCON, pp. 1–8 (2016). https://doi.org/10.1109/AUTEST.2016.7589601
Hill, B., et al.: Precision medicine and FPGA technology: challenges and opportunities (2017). https://doi.org/10.1109/MWSCAS.2017.8053008
Hu, W., Chang, C.H., Sengupta, A., Bhunia, S., Kastner, R., Li, H.: An overview of hardware security and trust: threats, countermeasures, and design tools. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(6), 1010–1038 (2021). https://doi.org/10.1109/TCAD.2020.3047976
Institute of Electrical and Electronics Engineers: IEEE Std. 1149.1 - Standard Test Access Port and Boundary-Scan Architecture. Technical report, 1149.1-2013. IEEE (2013)
Intel: Executing SDM Commands via JTAG Interface, March 2021. https://www.intel.com/content/www/us/en/docs/programmable/683313/current/overview.html
Joshi, S., Mohanty, S.P., Kougianos, E.: Everything you wanted to know about PUFs. IEEE Potentials 36(6), 38–46 (2017). https://doi.org/10.1109/MPOT.2015.2490261
Kean, T.: Secure configuration of a field programmable gate array. In: The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2001), pp. 259–260 (2001). https://doi.org/10.1007/3-540-44687-7_15
Leong, P.H.W.: Recent trends in FPGA architectures and applications. In: 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), pp. 137–141 (2008). https://doi.org/10.1109/DELTA.2008.14
Lin, C.H., Yeh, Y.S., Chien, S.P., Lee, C.Y., Chien, H.S.: Generalized secure hash algorithm: SHA-X. In: 2011 IEEE EUROCON - International Conference on Computer as a Tool, pp. 1–4 (2011). https://doi.org/10.1109/EUROCON.2011.5929187
Maqsood, F., Ahmed, M., Ali, M.M., Shah, M.A.: Cryptography: a comparative analysis for modern techniques. Int. J. Adv. Comput. Sci. Appl. 8(6) (2017)
Microsemi: IGLOO PLUS FPGA Fabric User’s Guide, August 2012. https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/iglooplus_ug.pdf
Olofsson, A., Ransohoff, W., Moroze, N.: A distributed approach to silicon compilation: Invited. In: Proceedings of the 59th ACM/IEEE Design Automation Conference, DAC 2022, pp. 1343–1346. Association for Computing Machinery, New York, NY, USA (2022). https://doi.org/10.1145/3489517.3530673
Research, G.V.: Field programmable gate array (FPGA) market size, share trends analysis report. https://www.grandviewresearch.com/industry-analysis/fpga-market
Saday, A.: A review of FPGA-based applications and FPGA usage in the industrial area. In: Innovations and Technologies in Engineering, p. 171 (2022)
Sklavos, N., Chaves, R., Di Natale, G., Regazzoni, F.: Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment. 1st edn. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-44318-8. http://lib.ugent.be/catalog/ebk01:3710000001022125
National Institute and Technology of Standards: Advanced encryption standard. NIST FIPS PUB 197 (2001)
Tang, X., Giacomin, E., Alacchi, A., Chauviere, B., Gaillardon, P.E.: OpenFPGA: an opensource framework enabling rapid prototy** of customizable FPGAs. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL), pp. 367–374 (2019). https://doi.org/10.1109/FPL.2019.00065
Valea, E., Silva, M.D., Flottes, M.L., Natale, G.D., Rouzeyre, B.: Encryption-based secure JTAG. In: 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp. 1–6 (2019). https://doi.org/10.1109/DDECS.2019.8724654
Williams, S., Baxter, M.: Icarus verilog: open-source verilog more than a year later. Linux J. 3 (2002)
Zeitouni, S., Vliegen, J., Frassetto, T., Koch, D., Sadeghi, A.R., Mentens, N.: Trusted configuration in cloud FPGAs. In: 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 233–241 (2021). https://doi.org/10.1109/FCCM51124.2021.00036
Zhang, J., Qu, G.: Recent attacks and defenses on FPGA-based systems. ACM Trans. Reconfigurable Technol. Syst. 12(3) (2019). https://doi.org/10.1145/3340557
Acknowledgments
This work was supported by the NSF PPoSS Award No. 2217154.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Ethics declarations
Disclosure of Interests
P.-E. Gaillardon has financial interests in the company RapidSilicon, Inc.
Rights and permissions
Copyright information
© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Boston, A., Gauchi, R., Gaillardon, PE. (2024). Secure eFPGA Configuration: A System-Level Approach. In: Skliarova, I., Brox Jiménez, P., Véstias, M., Diniz, P.C. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2024. Lecture Notes in Computer Science, vol 14553. Springer, Cham. https://doi.org/10.1007/978-3-031-55673-9_11
Download citation
DOI: https://doi.org/10.1007/978-3-031-55673-9_11
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-55672-2
Online ISBN: 978-3-031-55673-9
eBook Packages: Computer ScienceComputer Science (R0)