Abstract
With the goal of using the open source RISC-V ISA in real-time processing, the porting of the real-time operating system “Marron” is described in detail. The result is then extended to a hypervisor so that multiple guest systems with different timing and resource requirements can be safely separated. Since both solutions are open source, they enhance the available open source infrastructure. They thus help to reduce supply chain problems and avoid dependencies in the future.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Notes
- 1.
which is not trivial, especially with RISC architectures as their microarchitecture properties need to be considered at the programming level.
- 2.
Multiple independent levels of security.
- 3.
The idle thread is executed in system mode and thus the SPIE bit will be used to differentiate.
References
Forschungsprojekt Progenitor. https://www.hs-rm.de/de/fachbereiche/design-informatik-medien/forschung/progenitor. 2021-2023. Accessed: 30 Sep 2022
AQUAS Consortium. Aggregated quality assurance for systems. https://aquas-project.eu/. (2019). Accessed 30 Sep 2022
Bamsch, B., He, W., Li, M., Waghela, S.: Porting OpenBSD to RISC-V ISA. Technical report, Department of Computer Engineering - San Jose State University (2020)
Blackham, B., Tang, V., Heiser, G.: To preempt or not to preempt, that is the question. In: Proceedings of the Asia-Pacific Workshop on Systems, APSYS 2012, New York, NY, USA, Association for Computing Machinery (2012)
Dennis, D.K., et al.: Single cycle risc-v micro architecture processor and its FPGA prototype. In: 2017 7th International Symposium on Embedded Computing and System Design (ISED), pp. 1–5 (2017)
Harrison, W.S., Hanebutte, N., Oman, P., Alves-Foss, J.: The mils architecture for a secure global information grid. Crosstalk: J. Def. Softw. Eng. 18(10), 20–24 (2005)
Ramaswami, D.P., Heimstra, D.M., Shi, S., Li, Z., Chen, L.: Single event upset characterization of microsemi risc-v softcore cpus on polarfire mpf300t-1fcg1152e field programmable gate arrays using proton irradiation. Energy (MeV) 180(520):65–120
Schönborn, A.: Portierung eines echtzeitkernels auf risc-v, sowie entwurf und prototypische implementierung eines virtualisierungskonzeptes auf dieser plattform. Master’s thesis, Hochschule RheinMain (2022)
Waterman, A., Lee, Y., Patterson, D.A., Asanovic, K.; The RISC-V instruction set manual, volume I: user-level ISA, document version 20191213. EECS Department, University of California, Berkeley (2019)
Zuepke, A.: Turning futexes inside-out: efficient and deterministic user space synchronization primitives for real-time systems with IPCP. In: Völp, M. (ed), 32nd Euromicro Conference on Real-Time Systems, ECRTS 2020, 7–10 July 2020, Virtual Conference, vol. 165 of LIPIcs, pp. 11:1–11:23. Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2020)
Zuepke, A.: The Marron Kernel. https://gitlab.com/azuepke/marron (2022). Accessed 30 Sep 2022
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Schönborn, A., Kaiser, R., Reith, S. (2023). Taking Real-Time and Virtualization to Open Source Hardware. In: Unger, H., Schaible, M. (eds) Real-time and Autonomous Systems 2022. Real-Time 2022. Lecture Notes in Networks and Systems, vol 674. Springer, Cham. https://doi.org/10.1007/978-3-031-32700-1_4
Download citation
DOI: https://doi.org/10.1007/978-3-031-32700-1_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-32699-8
Online ISBN: 978-3-031-32700-1
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)