Abstract
The improvement of computational systems has been based on Moore’s law and Dennard’s scale, but for more than a decade it has started to fall to a standstill. To maintain the improvement new technologies are proposed, this has established a Post-Moore era. Currently there are different methodologies to evaluate emerging devices and technologies, but the results of these methodologies end up being particular solutions. This paper presents a methodology that can evaluate Post-Moore devices or technologies in an agile way, characterizing an application, choosing a device that meets its needs, selecting tests and parameters that are executed to meet the objectives set by the methodology. The results show how to evaluate the energy efficiency of these new technologies, but the scope of the methodology can cover other needs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Dongarra, J., Luszczek, P.: LINPACK Benchmark. Encyclopedia of Parallel Computing (2011)
Strohmaier, E., Dongarra, J., Simon, H., Meuer, M.: Top 500 the List. Prometeus GmbH. http://www.netlib.org/utk/people/JackDongarra/faq-linpack.html. Accessed 20 May 2021
Waldrop, M.M.: The chips are down for Moore’s law. Nature 530, 144–147 (2016)
Theis, T.N., Wong, H.-S.P.: The end of Moore’s law: a new beginning for information technology. Comput. Sci. Eng. 19(2), 41–50 (2017)
Matsuoka, S.: Cambrian explosion of computing and big data in the post-Moore era. In: Proceedings of the 27th International Symposium on High-Performance Parallel and Distributed Computing (HPDC 2018) (2018)
Matsuoka, S., et al.: From FLOPS to BYTES: disruptive change in high-performance computing towards the post-Moore era. In: CF 2016: Proceedings of the ACM International Conference on Computing Frontiers, pp. 274–281 (2016)
Karp, M., Podobas, A., Jansson, N., Kenter, T.: High-performance spectral element methods on field-programmable gate arrays: implementation, evaluation, and future projection. In: IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 1077–1086 (2021)
Kuon, I., Tessier, R., Rose, J.: FPGA Architecture: Survey and Challenges. Now Publishers Inc. (2008)
Czajkowski, T.S., et al.: From OpenCL to high-performance hardware on FPGAs. In: 22nd International Conference on Field Programmable Logic, pp. 531–534 (2012)
Lee, S., Kim, J., Vetter, J.S.: OpenACC to FPGA: a framework for directive-based high-performance reconfigurable computing. In: 2016 IEEE International Parallel and Distributed Processing Symposium, pp. 544–554 (2016)
Vasudevan, D., Michelogiannakis, G., Donofrio, D., Shalf, J.: PARADISE - post-Moore architecture and accelerator design space exploration using device level simulation and experiments. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 139–140 (2019)
Young, J.S., Riedy, J., Conte, T.M., Sarkar, V., Chatarasi, P., Srikanth, S.: Experimental insights from the rogues gallery. In: IEEE International Conference on Rebooting Computing (ICRC) (2019)
Young, J.S., et al.: A microbenchmark characterization of the emu chick. CoRR (2018)
Lloyd, S., Gokhale, M.: In-memory data rearrangement for irregular data-intensive computing. Computer 48(8), 18–25 (2015)
Shantharam, M., Iwabuchi, K., Cicotti, P., Carrington, L., Gokhale, M., Pearce, R.: Performance evaluation of scale-free graph algorithms in low latency non-volatile memory. In: 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 1021–1028 (2017)
Bader, A.D., Berry, J., Kahan, S., Murphy, R., Riedy, E.J., Willcock, J.: Graph500 Benchmark 1 (search) Version 1.2. Graph500 Steering Committee, Tech 211
Vetter, J.S., DeBenedictis, E.P., Conte, T.M.: Architectures for the post-Moore era. IEEE Micro 37(4), 6–8 (2017)
Nvidia: Nvidia Jetson Nano. https://www.nvidia.com/es-la/autonomous-machines/embedded-systems/jetson-nano/. Accessed 6 June 2021
King, C., Waterland, A.: Ubuntu Manuals, Stress-ng. Canonical Ltd, 22 February 2018. http://manpages.ubuntu.com/manpages/bionic/man1/stress-ng.1.html. Accessed 10 Feb 2021
VTA: Manual del Usuario VTA-84630. VTA. https://www.vta.co/wp-content/uploads/2019/09/VTA-84630_manual_bn.pdf. Accessed 15 Feb 2021
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 Springer Nature Switzerland AG
About this paper
Cite this paper
Rojas Yepes, P.J., Barrios Hernandez, C.J., Steffenel, L.A. (2022). A Methodology for Evaluating the Energy Efficiency of Post-Moore Architectures. In: Gitler, I., Barrios Hernández, C.J., Meneses, E. (eds) High Performance Computing. CARLA 2021. Communications in Computer and Information Science, vol 1540. Springer, Cham. https://doi.org/10.1007/978-3-031-04209-6_4
Download citation
DOI: https://doi.org/10.1007/978-3-031-04209-6_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-04208-9
Online ISBN: 978-3-031-04209-6
eBook Packages: Computer ScienceComputer Science (R0)