• 470 Accesses

Abstract

Integer adders are central elements of processor designs, as they are used by a wide variety of floating-point and integer arithmetic instructions as well as memory addressing and program counting. Since it is important that the operation be performed for common bit-widths within a single cycle, the execution speed of an adder is often a dominant factor in determining the processor’s clock speed and is therefore generally a more important consideration than chip area or power consumption. Integer addition is often treated by the RTL designer as a primitive operation to be implemented by a logic synthesis tool (see, for example, the adder of Chap. 17). This amounts to a selection from a library of predefined adder modules, based on width and timing requirements. If other considerations are more important, however, as in the context of a GPU or a small-core CPU, the designer may prefer to exercise more control and hand-code a suitable solution (as in the GPU adder of Chap. 22).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (Brazil)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 89.00
Price excludes VAT (Brazil)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 119.99
Price excludes VAT (Brazil)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (Brazil)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. D. R. Lutz. The Power of the Half-Adder Form. PhD thesis, The Ohio State University, 1996.

    Google Scholar 

  2. V. Oklobdzija. An algorithmic and novel design of a leading zero detector circuit: Comparison with logic synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(1):124–128, March 1994.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Russinoff, D.M. (2022). Addition. In: Formal Verification of Floating-Point Hardware Design. Springer, Cham. https://doi.org/10.1007/978-3-030-87181-9_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-87181-9_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-87180-2

  • Online ISBN: 978-3-030-87181-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Navigation