SpringerLink
Log in

Preliminaries

  • Chapter
  • First Online:
Reconfigurable Networks-on-Chip

  • 884 Accesses

Abstract

Network-on-Chip is the term used to describe an architecture that has maintained readily designable solutions in face of communication-centric trends. In this chapter, we will briefly review some concepts on the design of an NoC router architecture. Various flow-control mechanisms with its corresponding router architecture and design considerations will be included in this chapter.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
EUR 29.95
Price includes VAT (Germany)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
EUR 85.59
Price includes VAT (Germany)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
EUR 129.98
Price includes VAT (Germany)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info
Hardcover Book
EUR 106.99
Price includes VAT (Germany)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Y. Tamir and G. L. Frazier, “Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches,” IEEE Transactions on Computers, vol. 41, no. 6, pp. 725–737, June 1992

    Google Scholar 

  2. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004

    Google Scholar 

  3. W. J. Dally and C. L. Seitz, “The Torus Routing Chip,” Journal of Distributed Computing, vol. 1, no. 4, pp. 187–196, January 1986

    Google Scholar 

  4. P. Kermani and L. Kleinrock, “Virtual Cut-Through: A New Computer Communication Switching Technique,” Computer Networks, vol. 3, no. 4, pp. 267–286, September 1979

    Google Scholar 

  5. W. J. Dally, “Virtual Channel Flow Control,” IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194–205, March 1992

    Google Scholar 

  6. L. S. Peh and W. J. Dally, “A Delay Model for Router Microarchitectures,” IEEE Micro, vol. 21, no. 1, pp.26–34, January 2001

    Google Scholar 

  7. W. J. Dally and C. L. Seitz, “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Transactions on Computers, vol. C-36, no. 5, pp. 547–553, May 1987

    Google Scholar 

  8. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “Routing Table Minimization for Irregular Mesh NoCs,” in Proceedings of the Design Automation and Test in Europe Conference, pp. 1–6, April 2007

    Google Scholar 

  9. M. A. Yazdi, M. Modarressi, and H. S. Azad, “A Load-Balanced Routing Scheme for NoC-Based System-on-Chip,” in Proceedings of the Workshop on Hardware and Software Implementation and Control of Distributed MEMS, pp. 72–77, June 2010

    Google Scholar 

  10. M. Daneshtalab, A. A. Kusha, A. Sobhani, Z. Navabi, M. D. Mottaghi, and O. Fatemi, “Ant Colony Based Routing Architecture for Minimizing Hot Spots in NOCs,” in Proceedings of the Annual Symposium on Integrated Circuits and System Design, pp. 56–61, September 2006

    Google Scholar 

  11. J. Hu and R. Marculescu, “DyAD–Smart Routing for Networks-on-Chip,” in Proceedings of the Design Automation Conference, pp. 260–263, June 2004

    Google Scholar 

  12. C. J. Glass and L.M. Ni, “The Turn Model for Adaptive Routing,” Journal of ACM, vol. 41, no. 5, pp. 874-902, September 1994

    Google Scholar 

  13. G. M. Chiu, “The Odd-Even Turn Model for Adaptive Routing,” IEEE Transactions on Parallel and Distributed Systems, vol. 11, no. 7, pp. 729–738, July 2000

    Google Scholar 

  14. G. Ascia, V. Catania, M. Palesi, and D. Patti, “Neighbors On-Path: A New Selection Strategy for On-Chip Networks,” in Proceedings of the IEEE Workshop on Embedded Systems for Real Time Multimedia, pp. 79–84, October 2006

    Google Scholar 

  15. M. Li, Q.A. Zeng, and W. B. Jone, “DyXY - a Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip,” in Proceedings of the Design Automation Conference, pp.849–852, July 2006

    Google Scholar 

  16. E. Nilsson, M. Millberg, J. Oberg, and A. Jantsch, “Load Distribution with the Proximity Congestion Awareness in a Network-on-Chip,” in Proceedings of the Design Automation and Test in Europe Conference, pp.1126–1127, December 2003

    Google Scholar 

  17. J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, “A Low Latency Router Supporting Adaptivity for on-Chip Interconnects,” in Proceedings of the Design Automation Conference, pp. 559–564, June 2005

    Google Scholar 

  18. D. Wu, B. M. Al-Hashimi, and M. T. Schmitz, “Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection,” in Proceedings of the Asia and South Pacific Design Automation Conference, pp. 36–41, January 2006

    Google Scholar 

  19. M. Millberg, E. Nilsson, R. Thid and A. Jantsch, “Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip,” in Proceedings of the Design Automation and Test in Europe Conference, pp. 890–895, February 2004

    Google Scholar 

  20. K. Goossens, J. Dielissen, and A. Radulescu, “The Æthereal Network on Chip: Concepts, Architectures, and Implementations,” IEEE Design & Test of Computers, vol. 22, no. 5, pp. 414–421, October 2005

    Google Scholar 

  21. P. Vellanki, N. Banerjee, and K. S. Chatha, “Quality-of-Service and Error Control Techniques for Mesh-Based Network-on-Chip Architectures,” ACM Very Large Scale Integration Journal, vol. 38, no. 3, pp. 353–382, January 2005

    Google Scholar 

  22. N. Kavaldjiev, G. J. M. Smit, P. G. Jansen, and P. T. Wolkotte, “A Virtual-channel Network-on-Chip for GT and BE Traffic,” in Proceedings of the Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 211–216, March 2006

    Google Scholar 

  23. E. Bolotin, I, Cidon, R. Ginosar, and A. Kolodny, “QNoC: QoS Architecture and Design Process for Network-on-Chip,” Elsevier Journal of System Architecture, vol. 50, no.2–3, pp. 105–128, February 2004

    Google Scholar 

  24. M. Dall’osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, “Xpipes: a Latency Insensitive Parameterized Network-on-Chip Architecture for Multiprocessor SoCs,” in Proceedings of the International Conference on Computer Design, pp. 536–539, October 2003

    Google Scholar 

  25. D. Bertozzi and L. Benini, “Xpipes: a Network-on-Chip Architecture for Gigascale System-on-Chip,” IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18–31, April 2004

    Google Scholar 

  26. T. Bjerregaard and J. Sparso, “A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip,” in Proceedings of the Design Automation and Test in Europe Conference, pp. 1226–1231, March 2005

    Google Scholar 

  27. M. D. Harmanci, N. P. Escudero, Y. Leblebici, and P. Ienne, “Providing QoS to Connection-Less Packet-Switched NoC by Implementing DiffServ Functionalities,” in Proceedings of the International Symposium on System-on-Chip, pp. 37–40, November 2004

    Google Scholar 

  28. A. Mello, L. Tedesco, N. Calazans, and F. Moraes, “Evaluation of Current QoS Mechanisms in Networks-on-Chip,” in Proceedings of the International Symposium on System-on-Chip, pp. 1–4, November 2006

    Google Scholar 

  29. Z. Guz, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “Efficient Link Capacity and QoS Design for Network-on-Chip,” in Proceedings of the Design Automation and Test in Europe Conference, pp. 1–6, March 2006

    Google Scholar 

  30. P. Vellanki, N. Banerjee, and K. S. Chatha, “Quality-of-Service and Error Control Techniques for Network-on-Chip Architecture,” in Proceedings of the Great Lakes Symposium on VLSI, pp. 45–50, April 2004

    Google Scholar 

  31. E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. V. Meerbergen, P. Wielage, and E. Waterlander, “Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks-on-Chip,” in Proceedings of the Design Automation and Test in Europe Conference, pp. 350–355, March 2003

    Google Scholar 

  32. M. D. Harmanci, N. P. Escudero, Y. Leblebici, and P. Ienne, “Quantitative Modeling and Comparison of Communication Schemes to Guarantee Quality-of-Service in Networks-on-Chip,” in Proceedings of the International Symposium on Circuits and Systems, pp. 1782–1785, May 2005

    Google Scholar 

  33. P. Bogdan, T. Dumitras, and R. Marculescu, “Stochastic Communication: A New Paradigm for Fault Tolerant Networks on Chip,” VLSI Design, vol. 2007, Article ID 95348, pp. 1–17, 2007

    Google Scholar 

  34. R. Marculescu, U. Y. Ogras, L. S. Peh, N. E. Jerger, and Y. Hoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, January 2009

    Google Scholar 

  35. M. Ali, M. Welzl, and S. Hessler, “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in Network on Chip,” in Proceeding of the International Conference on Information Technology, pp.1027–1032, April 2007

    Google Scholar 

  36. M. Yang, T. Li, Y. Jiang, and Y. Yang, “Fault-Tolerant Routing Schemes in RDT(2,2,1)/α-Based Interconnection Network for Network-on-Chip Designs,” in Proceedings of the International Symposium on Pervasive Systems, Algorithms and Networks, pp. 1–6, December 2005

    Google Scholar 

  37. T. Lehtonen, P. Liljeberg, and J. Plosila, “Online Reconfigurable Self-Timed Links for Fault Tolerant NoC,” VLSI Design, vol. 2007, Article ID 94676, pp. 1–13, 2007

    Google Scholar 

  38. K. Kariniemi and J. Nurmi, “Fault Tolerant XGFT Network on Chip for Multi-Processor System on Chip Circuit,” in Proceedings of the International Conference on Field Programmable Logic and Applications, pp. 203–210, August 2005

    Google Scholar 

  39. T. Schonwald, J. Zimmermann, O. Bringmann, and W. Rosentiel, “Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures,” in Proceedings of the Euromicro Conference on Digital System Design, pp. 527–534, August 2007

    Google Scholar 

  40. D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, “Exploring Fault-Tolerant Network-on-Chip Architectures,” in Proceedings of the Annual IEEE/IFIP International Conference on Dependable Systems and Networks, pp. 93–104, June 2006

    Google Scholar 

  41. Y. Hatanaka, M. Nakamura, Y. Kakuda, and T. Kikuno, “A Synthesis Method for Fault-Tolerant and Flexible Multipath Routing Protocols,” in Proceedings of the International Conference on Engineering of Complex Computer Systems, pp. 96–105, September 1997

    Google Scholar 

  42. W. Stallings, Data and Computer Communications, Prentice Hall, 2007

    Google Scholar 

  43. T. Dumitras, S. Kerner, and R. Marculescu, “Towards On-Chip Fault-Tolerant Communication,” in Proceedings of the Asia and South Pacific Design Automation Conference, pp.225–232, January 2003

    Google Scholar 

  44. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, “Fault Tolerant Algorithms for Network-on-Chip Interconnect,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 46–51, February 2004

    Google Scholar 

  45. J. Hoffman, D.A. Ilitzky, A. Chun, and A. Chapyzhenka, “Architecture of the Scalable Communications Core,” in Proceedings of the International Symposium on Networks-on-Chip, pp. 40–52, May 2007

    Google Scholar 

  46. E. S. H. Hou, N. Ansari, and H. Ren, “A Genetic Algorithm for Multiprocessor Scheduling,” IEEE Transactions on Parallel and Distributed Systems, vol. 5, no. 2, pp. 113–120, February 1994

    Google Scholar 

  47. C. M. Krishna and K. G. Shin, Real-Time Systems, WCB/McGraw Hill, 1997

    Google Scholar 

  48. H. El-Rewini, H. H. Ali, and T. Lewis, “Task Scheduling in Multiprocessor Systems,” IEEE Computer, vol. 28, no. 12, pp. 27–37, December 1995

    Google Scholar 

  49. T. Burd and R. W. Brodersen, “Energy Efficient CMOS Microprocessor Design,” in Proceeding of the Hawaii International Conference on System Sciences, pp. 288–297, January 1995

    Google Scholar 

  50. G. Quan and X. Hu, “Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Voltage Variable Processors,” in Proceedings of the Design Automation Conference, pp. 828–833, June 2001

    Google Scholar 

  51. M. T. Schmitz and B. M. Al-Hashimi, “Considering Power Variations of DVS Processing Elements for Energy Minimization in Distributed Systems,” in Proceedings of the International Symposium on Systems Synthesis, pp. 250–255, October 2001

    Google Scholar 

  52. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles, “Energy-Efficient Map** and Scheduling for DVS Enabled Distributed Embedded Systems,” in Proceedings of the Conference on Design, Automation and Test in Europe, pp 514–521, March 2002

    Google Scholar 

  53. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles, “Iterative Schedule Optimization for Voltage Scalable Distributed Embedded Systems,” ACM TECS, vol. 3, no. 1, pp. 182-217, February 2004

    Google Scholar 

  54. V. Kianzad, S. S. Bhattacharyya, and G. Qu, “CASPER: An Integrated Energy-Driven Approach for Task Graph Scheduling on Distributed Embedded Systems,” in Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, pp. 191–197, July 2005

    Google Scholar 

  55. P. C. Chang, I. W. Wu, J. J. Shann, and C. P. Chung, “ETAHM: An Energy-Aware Task Allocation Algorithm for Heterogeneous Multiprocessor,” in Proceedings of the Design Automation Conference, pp. 776–779 June 2008

    Google Scholar 

  56. Y. Zhang, X. Hu, and D. Z. Chen, “Task Scheduling and Voltage Selection for Energy Minimization” in Proceedings of the Design Automation Conference, pp. 183–188, June 2002

    Google Scholar 

  57. G. Varatkar and R. Marculescu, “Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization,” in Proceedings of the International Conference on Computer-Aided Design, pp. 510–517, November 2003

    Google Scholar 

  58. J. Hu and R. Marculescu, “Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 234–239, February 2004

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. National Taiwan University, Taipei, Taiwan R.O.C

    Sao-Jie Chen, Ying-Cherng Lan & Wen-Chung Tsai

  2. University of Wisconsin-Madison, Madison, WI, USA

    Yu-Hen Hu

Authors
  1. Sao-Jie Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ying-Cherng Lan
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Wen-Chung Tsai
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Yu-Hen Hu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sao-Jie Chen .

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Chen, SJ., Lan, YC., Tsai, WC., Hu, YH. (2012). Preliminaries. In: Reconfigurable Networks-on-Chip. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-9341-0_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-9341-0_2

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4419-9340-3

  • Online ISBN: 978-1-4419-9341-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation