Abstract
In ultra-scaled device design, it is vital to incorporate the quantum-mechanical effects since charge confinement governs the inversion in the semiconductor at smaller dimensions. In this paper, the authors have first-ever analyzed the quantum confinement effect for Cylindrical Surrounding Double-Gate (CSDG) MOSFET structure and developed a physical-based analytical model device using the self-consistent solution of Poisson’s & Schrödinger equations at applicable boundary conditions and variational approach. The equations’ analytical solutions provide significant insights into the charge confinement effect in the CSDG MOSFET and model the quantum confinement effect concerning the total gate capacitance correction, the surface potential, and the drain current.
Similar content being viewed by others
Data Availability
All the data relevant to this work is available in the manuscript. Raw data and material are available on request.
References
Moore GE (2006) "Cramming more components into integrated circuit," Reprinted from Electronics, vol. 38, no. 8, April 19, 1965, pp. 114 ff. IEEE solid-state circuits society newsletter, vol. 11, no. 3, pp. 33–35
Kim YB, "Challenges for nanoscale MOSFETs and emerging nanoelectronics," Trans Electr Electron Mater, vol. 11, no. 3, pp. 93–105, June 2010
Shin YH, Bae MS, Park C, Park JW, Park H, Lee YJ, Yun I (2018) Universal core model for multiple-gate field-effect transistors with short channel and quantum mechanical effects. Semicond Sci Technol 33(6):065010
Duarte JP, Choi SJ, Moon DI, Ahn JH, Kim JY, Kim S, Choi YK (2013) A universal core model for multiple-gate field-effect transistors. Part II: drain current model. IEEE Trans Electron Devices 60(2):848–855
Wu YS, Pin S (2009) Analytical quantum-confinement model for short-channel gate-all-around MOSFETs under subthreshold region. IEEE Trans Electron Devices 56(11):2720–2725
Song JY, Choi WY, Park JH, Lee JD, Park BG (2006) Design optimization of gate-all-around (GAA) MOSFETs. IEEE Trans Nanotechnol 5(3):186–191
Jay HK, Verma SH, Gupta RS, Gupta M (2015) Modelling and simulation of subthreshold behaviour of cylindrical surrounding double gate MOSFET for enhanced electrostatic integrity. Superlattice Microst 88:354–364
Frank Stern WE (1967) Howard, "properties of semiconductor surface inversion layer in the electric quantum limit,". Phys Rev 163(3):816
Singh A, Chaudhary S, Sharma SM, Sarkar CK (2020) Improved drive capability of silicon nano tube tunnel FET using halo implantation. Silicon 12(11):2555–2561. https://doi.org/10.1007/s12633-019-00350-y
Singh A, Chaudhury S (2019) Chandan Kumar Pandey, Savitesh Madhulika Sharma, and Chandan Kumar Sarkar, "design and analysis of high k silicon nanotube tunnel FET device,". IET Circuits Devices Syst 13(8):1305–1310
Stern F Self-consistent results for n-type Si inversion layers. Phys Rev B 5(12):4891–1972
Pals JA (1972) Experimental verification of the surface quantization of an n-type inversion layer of silicon at 300 and 77 K. Phys Rev B 5(10):4208
Wu YS, Hsieh HY, Hu VP, Pin S (2010) Impact of quantum confinement on short-channel effects for ultrathin-body germanium-on-insulator MOSFETs. IEEE Electron Device Lett 32(1):18–20
Srivastava VM, Yadav KS, Singh G (2011) Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch. Microelectron J 42(10):1124–1135
Sood H, Srivastava VM, Singh G (2016) Performance analysis of undoped and Gaussian doped cylindrical surrounding-gate MOSFET with it's small signal modelling. Microelectron J 57:66–75
Rolf G (1979) Winter, Quantum Physics. Belmont, CA, Wadsworth
Trellakis A, Galick AT, Pacelli A, Ravaioli U (1997) Iteration scheme for the solution of the two-dimensional Schrodinger–Poisson equations in quantum structures. J Appl Phys 81(12):7880–7884
Wang W, Huaxin L, Song J, Lo SH, Taur Y (2010) Compact modeling of quantum effects in symmetric double-gate MOSFETs. Microelectron J 41(10):688–692
Jimenez D, Iniguez B, Sune J, Marsal LF, Pallares J, Roig J, Flores D (2004) Continuous analytic IV model for surrounding-gate MOSFETs. IEEE Electron Device Lett 25(8):571–573
Bland DR (2012) Solutions of Laplace's equation; Springer Science & Business Media, New York
Devaraj D, Preetha Roselyn J (2011) On-line voltage stability assessment using radial basis function network model with reduced input features. Int J Electr Power Energy Syst 33(9):1550–1555
Esseni D, Palestri P, Selmi L (2011) Nanoscale MOS transistors: semi-classical transport and applications. Cambridge University Press
Roldan JB, Godoy A, Gamiz F, Balaguer M (2007) Modeling the centroid and the inversion charge in cylindrical surrounding gate MOSFETs, including quantum effects. IEEE Trans Electron Devices 55(1):411–416
Dennis G (2012) Zill, a first course in differential equations with modeling applications9th edn. Cengage Learning
Majkusiak B, Janik T, Walczak J (1998) Semiconductor thickness effects in the double-gate SOI MOSFET. IEEE Trans Electron Devices 45(5):1127–1134
Dargar A, Srivastava VM (2019) "analysis of electrical field in uniformly doped cylindrical surrounding double-date MOSFET," 10th international conference on computing, communication and networking technologies, Kanpur, India, 6–8
Lopez Villanueva JA, Cassinello PC, Gamiz F, Banqueri J, Palma AJ (2000) Effects of the inversion-layer centroid on the performance of double-gate MOSFETs. IEEE Trans Electron Devices 47(1):141–146
Marin EG, Garcia Ruiz FJ, Luna IMT, Godoy A, Gamiz F (2013) Analytical gate capacitance modeling of III-V nanowire transistors. IEEE Trans Electron Devices 60(5):1590–1599
Lee Y, Kakushima K, Natori K, Iwai H (2012) Gate capacitance modeling and diameter-dependent performance of nanowire MOSFETs. IEEE Trans Electron Devices 59(4):1037–1045
Dargar SK, Srivastava JK, Birla S, Panda PK “ Performance analysis of oxide-capacitance at gate-dielectric variation in surrounding-gate MOSFET structure," International Conference on Intelligent Computing Techniques for Smart Energy Systems: Proceedings of ICTSES 2021, Jaipur, India, September 1-3, 2021. (in Press)
Bowman F (2012) Introduction to Bessel functions, courier corporation: Washington, DC, USA
Pao HC, Sah CT (1966) Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors. Solid State Electron 9(10):927–937
Sarkar A, De S, Dey A, Sarkar CK (2012) Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model. J Comput Electron 11(2):182–195
Acknowledgements
The author’s would like to thank all the author’s of the research articles used in literature study of this work and for their reports which laid the foundation of this work.
Funding
Not Applicable. There has been NO significant financial support for this work that could have influenced its outcome.
Author information
Authors and Affiliations
Contributions
SKD and AD designed the studies; AD conducted the derivation for the calculations for the structure; SKD and AD performed the experimental work; JKS and SB managed the project. All authors contributed to writing and approving the final version of the paper.
Corresponding author
Ethics declarations
None of the authors has any financial or other relationships that could lead to a conflict of interest.
We wish to confirm that there are no known conflicts of interest associated with this publication.
Consent for Publication
All authors voluntarily agree to participate in this research study. All authors give permission to the Journal to publish this research study.
Research Involving Human Participants and/or Animals
Not Applicable.
Competing Interests
The authors declare that they have NO known competing financial interests or personal relationships that could have influenced the work reported in this paper.
Informed Consent
Not Applicable.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Dargar, S.K., Dargar, A., Srivastava, J.K. et al. Analytical Modeling of Cylindrical Surrounding Double-Gate MOSFET Including Channel Quantum Confinement. Silicon 14, 7951–7960 (2022). https://doi.org/10.1007/s12633-021-01558-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-021-01558-7