Log in

An SoC System for Real-Time Edge Detection

  • Original Research Article
  • Published:
Journal of Electronic Materials Aims and scope Submit manuscript

Abstract

This research work focuses on the design and implementation of a highly advanced field-programmable gate array (FPGA)-based system-on-chip (SoC) solution for real-time edge detection. By utilizing a Zynq processor and leveraging the powerful Vivado software, the aim is to overcome the significant computational challenges associated with achieving real-time edge detection. Edge detection in real-time scenarios presents several obstacles, including the possibility of missing edges due to noise and the substantial processing requirements of any edge detection technique. To address these challenges, the proposed SoC system synergistically combines the computational capabilities of an FPGA board and a Zynq processor, harnessing hardware acceleration to achieve high-performance edge detection. The OV7670 camera module serves as the primary input medium, capturing image frames for subsequent processing. These captured frames undergo initial processing before being seamlessly transferred to the FPGA fabric through customized intellectual property (IP) blocks. These IP blocks efficiently handle crucial tasks such as frame capturing, conversion to AXI Stream interface signals, and integration with the video direct memory access (VDMA) IP. The VDMA IP plays a pivotal role by facilitating high-speed data movement between the FPGA fabric and the Zynq processor IP, thereby enabling streamlined and efficient data transfer and processing. At the heart of this project lies the real-time edge detection algorithm, which is skillfully implemented on the Zynq processor. The resulting edge-detected frames are then visually presented and displayed on an output device utilizing the AXI4-Stream to Video Out IP. To ensure optimal utilization of available hardware resources, the comprehensive Vivado software suite provides a wide array of tools for designing, implementing, and programming the FPGA fabric. By leveraging FPGA-based systems, this project effectively addresses the critical need for real-time edge detection in time-sensitive scenarios. The result is a portable and manageable device that exhibits versatility, as it can be employed in various applications while reliably detecting edges in real-time situations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (Germany)

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

References

  1. P. Ganesan and G. Sajiv, A comprehensive study of edge detection for image processing applications, in 2017 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS) (2017). https://doi.org/10.1109/ICIIECS.2017.8275968, pp. 1–6.

  2. A. Geetha Devi, B. Surya Prasada Rao, S. Abdul Rahaman, and V. Sri Sai Akhileswar, Real-time video image edge detection system, in International Conference on Ubiquitous Computing and Intelligent Information Systems (Springer, 2021), pp. 389–397.

  3. X. Wei, G.M. Du, X. Wang, H. Cao, S. Hu, D. Zhang, and Z. Li, FPGA implementation of hardware accelerator for real-time video image edge detection, in 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID) (IEEE, 2021), pp. 16–20.

  4. I. Nita, T. Costachioiu, V. Lazarescu, and T. Seceleanu, Multiprocessor real-time edge detection using FPGA IP cores, in 2011 IEEE 7th International Conference on Intelligent Computer Communication and Processing (IEEE, 2011), pp. 331–334.

  5. N. Gajjar, V. Patel, and A.J. Shukla, Implementation of edge detection algorithms in real time on FPGA, in 2015 5th Nirma University International Conference on Engineering (NUiCONE) (IEEE, 2015), pp. 1–4.

  6. P.K. Chakravathi, K.V. Kumar, P.D. Pradeep, and D. Suresh, FPGA based architecture for real-time edge detection. In 2015 Global Conference on Communication Technologies (GCCT) (IEEE, 2015), pp. 12–17.

  7. Z. Tan and J.S. Smith, Real-time canny edge detection on FPGAs using high-level synthesis, in 2020 7th International Conference on Information Science and Control Engineering (ICISCE) (IEEE, 2020), pp. 1068–1071.

  8. R. Jeyakumar, M. Prakash, S. Sivanantham, and K. Sivasankaran, FPGA implementation of edge detection using Canny algorithm, in 2015 Online International Conference on Green Engineering and Technologies (IC-GET) (IEEE, 2015), pp. 1–4.

  9. Q. Xu, S. Varadarajan, C. Chakrabarti, and L.J. Karam, A distributed canny edge detector: algorithm and FPGA implementation. IEEE Trans. Image Process. 23, 2944 (2014).

    Article  PubMed  Google Scholar 

  10. V. Raghavendra and L. Shrinivasan, Time efficient design and FPGA implementation of distributed canny edge detector algorithm, in 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2135–2139 (IEEE, 2018).

  11. N.M. Yusoff, I.S.A. Halim, N.E. Abdullah, et al., Real-time Hevea leaves disease identification using Sobel edge algorithm on FPGA: a preliminary study, in 2018 9th IEEE Control and System Graduate Research Colloquium (ICSGRC) (IEEE, 2018), pp. 168–171.

  12. J. Tian, J. Wu, and G. Wang, Realization of real-time Sobel adaptive threshold edge detection system based on FPGA, in 2015 IEEE International Conference on Information and Automation (IEEE, 2015), pp. 2740–2743.

  13. L. Guo and S. Wu, FPGA implementation of a real-time edge detection system based on an improved canny algorithm. Appl. Sci. 13, 870 (2023).

    Article  CAS  Google Scholar 

Download references

Acknowledgments

We acknowledge the support from the Department of Science and Technology-Science and Engineering Research Board (DST-SERB), Government of India ([CRG/2022/007866]), for funding the project.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Pradyut Kumar Sanki.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yamini, V., Hussain, S.A., Chandra Sekhar, G. et al. An SoC System for Real-Time Edge Detection. J. Electron. Mater. (2024). https://doi.org/10.1007/s11664-024-11255-x

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11664-024-11255-x

Keywords

Navigation