Skip to main content

and
  1. No Access

    Chapter and Conference Paper

    On Global Scheduling Independency in Networks of Timed Automata

    Networks of timed automata are a widely used formalism to model timed systems. Models are often concise and convenient since timed automata abstract from many details of actual implementations. One such abstra...

    Sergio Feo-Arenis, Milan Vu**ović in Formal Modeling and Analysis of Timed Syst… (2017)

  2. No Access

    Chapter and Conference Paper

    The Wireless Fire Alarm System: Ensuring Conformance to Industrial Standards through Formal Verification

    The design of distributed, safety critical real-time systems is challenging due to their high complexity, the potentially large number of components, and complicated requirements and environment assumptions. O...

    Sergio Feo-Arenis, Bernd Westphal, Daniel Dietsch, Marco Muñiz in FM 2014: Formal Methods (2014)

  3. No Access

    Chapter and Conference Paper

    Verification of GUI Applications: A Black-Box Approach

    In this paper, we propose to base the verification of a GUI application on a reference model used in black-box testing. The reference model is a formal model for the behavior of the GUI application. It is derived...

    Stephan Arlt, Evren Ermis, Sergio Feo-Arenis in Leveraging Applications of Formal Methods,… (2014)

  4. Chapter and Conference Paper

    Parameterized Verification of Track Topology Aggregation Protocols

    We present an approach for the verification aggregation protocols, which may be used to perform critical tasks and thus should be verified. We formalize the class of track topology aggregation protocols and pr...

    Sergio Feo-Arenis, Bernd Westphal in Formal Techniques for Distributed Systems (2013)

  5. No Access

    Chapter and Conference Paper

    Reducing Quasi-Equal Clocks in Networks of Timed Automata

    We introduce the novel notion of quasi-equal clocks and use it to improve the verification time of networks of timed automata. Intuitively, two clocks are quasi-equal if, during each run of the system, they have ...

    Christian Herrera, Bernd Westphal in Formal Modeling and Analysis of Timed Syst… (2012)