Skip to main content

and
  1. No Access

    Chapter and Conference Paper

    OpenACC Unified Programming Environment for Multi-hybrid Acceleration with GPU and FPGA

    Accelerated computing in HPC such as with GPU, plays a central role in HPC nowadays. However, in some complicated applications with partially different performance behavior is hard to solve with a single type ...

    Taisuke Boku, Ryuta Tsunashima, Ryohei Kobayashi in High Performance Computing (2023)

  2. Chapter and Conference Paper

    MYX: Runtime Correctness Analysis for Multi-Level Parallel Programming Paradigms

    In recent years the increasing compute power is mainly provided by rapidly increasing concurrency. Therefore, the HPC community is looking for new parallel programming paradigms to make the best use of current...

    Joachim Protze, Miwako Tsuji in Software for Exascale Computing - SPPEXA 2… (2020)

  3. Chapter and Conference Paper

    \(\textsc {InKS}_{\textsf {}}\) , a Programming Model to Decouple Performance from Algorithm in HPC Codes

    Existing programming models tend to tightly interleave algorithm and optimization in HPC simulation codes. This requires scientists to become experts in both the simulated domain and the optimization process a...

    Ksander Ejjaaouani, Olivier Aumage in Euro-Par 2018: Parallel Processing Worksho… (2019)

  4. No Access

    Chapter and Conference Paper

    OpenMP Extension for Explicit Task Allocation on NUMA Architecture

    Most modern HPC systems consist of a number of cores grouped into multiple NUMA nodes. The latest Intel processors have multiple NUMA nodes inside a chip. Task parallelism using OpenMP dependent tasks is a pro...

    **pil Lee, Keisuke Tsugane, Hitoshi Murai in OpenMP: Memory, Devices, and Tasks (2016)

  5. No Access

    Chapter and Conference Paper

    Towards Unification of Accelerated Computing and Interconnection For Extreme-Scale Computing

    Heterogeneous clusters using accelerators are widely used for high-performance computing system. In such systems, the inter-node communication among accelerators becomes bottleneck due to the data transfer bet...

    Toshihiro Hanawa, Yuetsu Kodama, Taisuke Boku in Applied Reconfigurable Computing (2015)

  6. No Access

    Chapter and Conference Paper

    Pipelined Parallelization in HPF Programs on the Earth Simulator

    There is no explicit way for parallelization of DOACROSS loops in the HPF specifications. Although recent advanced HPF compilers such as HPF/ES have been as powerful as MPI in many situations of parallel progr...

    Hitoshi Murai, Yasuo Okabe in High-Performance Computing (2008)

  7. No Access

    Chapter and Conference Paper

    How Can the Earth Simulator Impact on Human Activities

    The Earth Simulator (ES) is a vector-parallel supercomputer, consisting of 5120 vector processors. The peak performance of each vector processor is 8Gflops. Eight processors make one node with 16GB shared-memo...

    Tetsuya Sato, Hitoshi Murai in Advances in Computer Systems Architecture (2003)

  8. No Access

    Chapter and Conference Paper

    Optimization of HPF Programs with Dynamic Recompilation Technique

    Optimizing compilers perform various optimizations in order to exploit the best performance from computer systems. However, some kinds of optimizations cannot be applied if values of variables or system parame...

    Takuya Araki, Hitoshi Murai, Tsunehiko Kamachi, Yoshiki Seo in High Performance Computing (2002)