![Loading...](https://link.springer.com/static/c4a417b97a76cc2980e3c25e2271af3129e08bbe/images/pdf-preview/spacer.gif)
-
Chapter and Conference Paper
A Simulation Study Comparing the Performance of Two RFID Protocols
This paper presents a comparison of version 1.0 Protocol Specification for 900MHz Class 0 RFID Tag with that of Class-1 Generation 2 UHF RFID Protocol for Communications at 860 MHz – 960 MHz for large number o...
-
Chapter and Conference Paper
Ubisafe Computing: Vision and Challenges (I)
In recent years, a variety of new computing paradigms have been proposed for various purposes. It is true that many of them intend to and really can gratify some of the people sometime, somewhere; a few of the...
-
Chapter and Conference Paper
Application-Level Checkpointing Techniques for Parallel Programs
In its simplest form, checkpointing is the act of saving a program’s computation state in a form external to the running program, e.g. the computation state is saved to a filesystem. The checkpoint files can t...
-
Chapter and Conference Paper
On Tools for Modeling High-Performance Embedded Systems
Most of the new embedded systems require high performance pro- cessors at low power. To cater to these needs, most semiconductor companies are designing multi-core processors, also known as chip-multiprocessor...
-
Chapter and Conference Paper
On Implementation of MPEG-2 Like Real-Time Parallel Media Applications on MDSP SoC Cradle Architecture
In this paper we highlight the suitability of MDSP architecture to exploit the data, algorithmic, and pipeline parallelism offered by video processing algorithms like the MPEG-2 for real-time performance. Most...
-
Chapter and Conference Paper
Thread Migration/Checkpointing for Type-Unsafe C Programs
Thread migration/checkpointing is becoming indispensable for load balancing and fault tolerance in high performance computing applications, and its success depends on the migration/checkpointing-safety, which ...
-
Chapter and Conference Paper
A Practical OpenMP Compiler for System on Chips
With the advent of modern System-on-Chip (SOC) design, the integration of multiple-processors into one die has become the trend. By far there are no standard programming paradigms for SOCs or heterogeneous chi...
-
Chapter and Conference Paper
On Improving Thread Migration: Safety and Performance
Application-level migration schemes have been paid more attention recently because of their great potential for heterogeneous migration. But they are facing an obstacle that few migration-unsafe features in ce...
-
Article
Design issues for a high-performance distributed shared memory on symmetrical multiprocessor clusters
Clusters of Symmetrical Multiprocessors (SMPs) have recently become the norm for high-performance economical computing solutions. Multiple nodes in a cluster can be used for parallel programming using a messag...
-
Chapter and Conference Paper
A Fission Technique Enabling Parallelization of Imperfectly Nested Loops
This paper addresses the issue of parallelizing imperfectly nested loops. Current parallelizing compilers or transformations would either only parallelize the inner-most loop (which is more like vectorization ...
-
Chapter and Conference Paper
Modeling Cone-Beam Tomographic Reconstruction Using LogSMP: An Extended LogP Model for Clusters of SMPs
The tomographic reconstruction for cone-beam geometries is a computationally intensive task requiring large memory and computational power to investigate interesting objects. The analysis of its parallel imple...
-
Chapter
History-Based Access Control for Mobile Code
In this chapter, we present a history-based access-control mechanism that is suitable for mediating accesses from mobile code. The key idea behind history-based access-control is to maintain a selective history o...
-
Chapter and Conference Paper
Parallel manipulations of octrees and quadtrees
Octrees offer a powerful means for representing and manipulating 3-D objects. This paper presents an implementation of octree manipulations using a new approach on a shared memory architecture. Octrees are hie...
-
Chapter
Parallelism in Computer Vision: a Review
Computer vision tasks require an enormous amount of computation, especially when the data is in image form, demanding high-performance computers for practical, real-time applications. Parallelism appears to be...
-
Chapter
Parallelism in Low-Level Computer Vision — A Review
In this paper we review various parallel algorithms and architectures used in Computer Vision. The problem of visual recognition is divided into three conceptual levels — low-level, intermediate-level and high...