Abstract
Advances in memory chip technology have been supported by extensive technologies, such as high-density, high-speed device and circuit technology, lithography and fabrication process technology, and high-density packaging technology. In this chapter, the basics of some of the above supporting technologies are discussed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
K. Itoh, VLSI Memory Design (Baifukan, Tokyo 1994) (in Japanese).
S.M. Sze, Physics of Semiconductor Devices, 2 nd ed. (John Wiley & Sons, New York 1981).
M.I. Elmasry, Ed., Digital MOS Integrated Circuits 2 (IEEE Press, New York 1992).
P.E. Allen, D.R. Holberg, CMOS Analog Circuit Design, (Holt and Winston, Inc.).
E.H. Nicollian, J.R. Brews, MOS Physics and Technology (Wiley, New York 1982).
T. Masuhara et al., IEICE Trans. E74(1), 130 (1991).
A. Ishitani et al., IEICE Trans. Electron. E76-C(11), 1564 (1993).
R.L.M. Dang, N. Shigyo, IEEE Electron Device Letters EDL-2(8), 196 (1981).
Y. Kagenishi et al., “Low Power Self Refresh Mode DRAM with Temperature Detecting Circuits”, 1993 Symp. VLSI Circuits Dig. Tech. Papers, pp. 43–44, May 1993.
H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, (Addison-Wesley Publishing Company, Inc. 1990).
K. Kimura et al, IEEE J. Solid-State Circuits SC-21(3), 381 (1986).
H. Masuda et al., IEEE Trans. Electron. Devices ED-27(8), 1607 (1980).
T. Kawahara et al., IEEE J. Solid-State Circuits 27(4), 589 (1992).
Y. Ushiku et al., “A Three-Level Wiring Capacitance Analysis for VLSIs using A Three-Dimensional Simulator”, IEDM88, pp. 340–343 (1988).
K. Hinode, J. Japan Institute of Light Metals 41(9), 614 (1991).
E. Hamdy, A. Mohsen, “Characterization and Modeling of Transient Latchup in CHMOS Technology”, IEDM83 Dig. Tech. Papers, pp. 172–173 (1983).
O.J. McAteer, Electrostatic Discharge Control (McGraw-Hill, Inc. 1990).
R.H. Dennard et al., IEEE J. Solid-State Circuits SC-9, 256 (1974).
P. Chatterjee et al., IEEE Electron Device Lett. EDL-1, 220 (1980).
S. Okazaki et al., Appl. Surf. Sci. 70/71, 603 (1993).
K. Itoh, in Low Power Design Methodologies, J.M. Rabaey, M. Pedram, Editors (Kluwer, Norwell, MA 1995).
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Itoh, K. (2001). The Basics of RAM Design and Technology. In: VLSI Memory Chip Design. Springer Series in Advanced Microelectronics, vol 5. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-04478-0_2
Download citation
DOI: https://doi.org/10.1007/978-3-662-04478-0_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-08736-3
Online ISBN: 978-3-662-04478-0
eBook Packages: Springer Book Archive