Design and Experiment of a Communication-Aware Parallel Quicksort with Weighted Partition of Processors

  • Conference paper
Computational Science and Its Applications – ICCSA 2004 (ICCSA 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3046))

Included in the following conference series:

  • 944 Accesses

Abstract

In most parallel algorithms, inter-processor communication cost is much more than computing cost within a processor. So, it is very important to reduce the amount of inter-processor communication. This paper presents the design and experiment of a new communication-aware parallel quicksort scheme for distributed-memory multiprocessor systems. The key idea of the proposed scheme is the weighted partition of processors, which enables not only less inter-processor communication but also better load balancing among the participating processors during the quicksort. The proposed scheme was designed and experimented on the Cray T3E parallel computer. According to the comparative performance measurement, for up to 64 processors, the proposed scheme results in about 40   60 percent shorter run time compared to the conventional parallel quicksort. That is mainly due to the small amount of inter-processor communication that results from the weighted partition and allocation of processors. The performance improvement is more substantial as the number of processors, the input size, and the input item size increases.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
EUR 29.95
Price includes VAT (Thailand)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
EUR 85.59
Price includes VAT (Thailand)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
EUR 99.99
Price excludes VAT (Thailand)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Cormen, T.H., Leiserson, C.E., Rivest, R.L.: Introduction to Algorithms. MIT Press, Cambridge (1994)

    Google Scholar 

  2. Hoare, C.A.R.: Quicksort. Computer Journal 5, 10–15 (1962)

    Article  MATH  MathSciNet  Google Scholar 

  3. Wainwright, R.L.: A Class of Sorting Algorithms Based on Quicksort. Comm. of ACM 28, 396–402 (1985)

    Article  Google Scholar 

  4. Leighton, F.T.: Tight Bounds on the Complexity of Parallel Sorting. In: Proc. 16th Annual ACM Symp. on Theory of Computing, New York, pp. 71–80 (1984)

    Google Scholar 

  5. Ajtai, M., Komlos, J., Szemeredi, E.: An O(n log n) Sorting Network. In: Proc. 15th Annual SCM Symp. on Theory of Computing, Boston, Massachusetts, pp. 1–9 (1983)

    Google Scholar 

  6. Bitton, D., DeWitt, D.J., Hsiao, D.K., Menon, J.: A Taxonomy of Parallel Sorting. Computing Surveys 16, 287–318 (1984)

    Article  MATH  MathSciNet  Google Scholar 

  7. Akl, S.: Parallel Sorting Algorithms. Academic Press, New York (1985)

    MATH  Google Scholar 

  8. Wilkinson, B., Allen, M.: Sorting Algorithms, Parallel Programming: Techniques and Applications Using Networked Workstations and Parallel Computers, pp. 267–297. Prentice-Hall, Upper Saddle River (1999)

    Google Scholar 

  9. Fox, G.C., Williams, R.D., Messina, P.C.: Parallel Computing Works. Morgan Kaufmann, San Francisco (1994)

    Google Scholar 

  10. Quinn, M.J.: Parallel Computing: Theory and Practice, 2nd edn. McGraw-Hill, New York (1994)

    Google Scholar 

  11. Jelenkovic, L., Omecen-Ceko, G.: Experiments with Multithreading in Parallel Computing. In: Proc. 19 Int. Conf. on Information Technology Intercafes, Pula, Croatia, pp. 357–362 (1997)

    Google Scholar 

  12. Beyer, D.A.: Memory Optimization for a Parallel Sorting Hardware Architecture, Thesis of MS, Electrical and Computer Engineering, Oregon State University (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Moh, S., Yu, C., Han, D. (2004). Design and Experiment of a Communication-Aware Parallel Quicksort with Weighted Partition of Processors. In: Laganá, A., Gavrilova, M.L., Kumar, V., Mun, Y., Tan, C.J.K., Gervasi, O. (eds) Computational Science and Its Applications – ICCSA 2004. ICCSA 2004. Lecture Notes in Computer Science, vol 3046. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24768-5_11

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-24768-5_11

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22060-2

  • Online ISBN: 978-3-540-24768-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Navigation