Recent Research and Development Activities of Three-Dimensional Integration Technology

  • Chapter
  • First Online:
Three-Dimensional Integration of Semiconductors
  • 1890 Accesses

Abstract

The second chapter describes the recent research and development history of three-dimensional (3D) integration technology. In this chapter we can see so many development activities in the word from 2013. It took 45 years from the beginning of TSV research and development for industry to begin high-volume manufacturing devices with this technology. Although some challenges related to reliability and cost remain.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
EUR 32.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or Ebook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
EUR 29.95
Price includes VAT (Germany)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
EUR 85.59
Price includes VAT (Germany)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
EUR 160.49
Price includes VAT (Germany)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info
Hardcover Book
EUR 106.99
Price includes VAT (Germany)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free ship** worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Novat and Ziptronix (2013) Press release Novati Technologies Licenses Ziptronix’s Direct Oxide Bonding (ZiBond) and Direct Bond Interconnect (DBI) patented technologies for advanced 3D integrated assemblies. http://mobile.reuters.com/article/pressRelease/idUSnBw1CjnM9a + 124+BSW20130116?irpc = 942. Accessed 29 April 2014

  2. TORKI K (17 January 2013) Presentation slide 3D-IC integration. CMP annual users meeting Paris. http://www.monolithic3d.com/uploads/6/0/5/5/6055488/09_3d_integration_2013.pdf. Accessed 29 April 2014

  3. STATS ChiPAC and UMC (2013) Press release STATS ChipPAC and UMC unveil world’s first 3D IC developed under an open ecosystem model. http://www.statschippac.com/news/newscenter/2013/news01292013b.aspx. Accessed 29 April 2014

  4. Insights From Leading Edge News (2013) IFTLE 172 Sony TSV stacked CMOS image sensors finally arrive in 2013. http://electroiq.com/insights-from-leading-edge/2013/12/iftle-172-sony-tsv-stacked-cmos-image-sensors-finally-arrive-in-2013/. Accessed 4 March 2014

  5. IME and UTAC (2013) Press release Singapore’s UTAC to co-develop 2.5D through-silicon-interposer with A*STAR’s Institute of Microelectronics for volume manufacturing. http://www.noodls.com/view/432D47164CD4DB4ED000D09B71C9D3C6B634E85F?3477xxx1364464809. Accessed 29 April 2014

  6. GlobalFoundries (2013) Press release GLOBALFOUNDRIES demonstrates 3D TSV capabilities on 20 nm technology. http://www.techpowerup.com/182292/globalfoundries-demonstrates-3d-tsv-capabilities-on-20nm-technology.html. Accessed 29 April 2014

  7. Mentor and Tezzaron (2013) Press release mentor and Tezzaron Optimize Calibre 3DSTACK for 2.5/3D-ICs. http://www.mentor.com/company/news/mentor-tezaron-calibre-3dstack. Accessed 29 April 2014

  8. UMC (2013) Press release UMC establishes its Specialty Technology Center of Excellence in Singapore. http://www.umc.com/english/news/2013/20130522.asp. Accessed 29 April 2014

  9. A*STAR (IME), Qualcomm and STATS ChipPAC (2013) Press release, A*STAR IME, Stats Chippac and Qualcomm collaborate to develop low cost interposer technology. http://www.noodls.com/view/822844F17FDB7A4F108A8AFEBBB5EA9EDB1A48AF. Accessed 28 April 2014

  10. Lin L et al (2013) Reliability characterization of Chip-On-Wafer-On-Substrate (CoWoS) 3D IC integration technology. Sixty third electronic components & technology conference, May 28–31, P366–P371

    Google Scholar 

  11. Kim DW et al (2013) Development of 3D Through Silicon Stack (TSS) assembly for wide IO memory to logic devices integration. Sixty third electronic components & technology conference, May 28–31, P77–P80

    Google Scholar 

  12. Nikkei (30 October 2013) Technology online news Qualcomm and Amkor 3D stacked 28 nm generation logic and maximum of four Wide I/O memories [ECTC]. http://techon.nikkeibp.co.jp/article/EVENT/20130530/284551/. Accessed 27 April 2014

  13. Synopsys (2013) Press release synopsys collaborates with A*STAR IME to optimize TSI technology. http://news.synopsys.com/2013-06-24-Synopsys-Collaborates-with-A-STAR-IME-to-Optimize-TSI-Technology. Accessed 11 July 2014

  14. Cadence (2013) Press release TSMC and Cadence deliver 3D-IC reference flow for true 3D stacking. http://www.cadence.com/cadence/newsroom/press_releases/Pages/pr.aspx?xml = 091913_3dic&CMP=home. Accessed 28 Oct 2014

  15. Mentor Graphics Corp (2013) Press release mentor graphics tools included in TSMC’s 3D-IC reference flow for true 3D stacking integration. http://www.mentor.com/products/mechanical/news/mentor-tsmc-3d-ic-reference-flow. Accessed 15 April 2014

  16. **linx (2013) Press release **linx and TSMC reach volume production on all 28 nm CoWoS™-based all programmable 3D IC families. http://press.xilinx.com/2013-10-20-**linx-and-TSMC-Reach-Volume-Production-on-all-28nm-CoWoS-based-All-Programmable-3D-IC-Families. Accessed 9 March 2014

  17. SMIC (2013) Press release SMIC announces formation of center for vision, sensors and 3DIC. http://www.prnewswire.com/news-releases/smic-announces-formation-of-center-for-vision-sensors-and-3dic-228617611.html. Accessed 28 Sept 2014

  18. CEA-Leti (2013) Press release CEA-Leti signs agreement with Qualcomm to assess sequential 3D technology. http://www.businesswire.com/news/home/20131208005051/en/CEA-Leti-Signs-Agreement-Qualcomm-Assess-Sequential-3D#.U19t4_l_vX1. Accessed 29 April 2014

  19. **linx (2013) Press release **linx doubles industry’s highest capacity device to 4.4 M logic cells, delivering density advantage that is a full generation ahead. http://www.wantinews.com/news-5975003-**linx-will-be-the-industry-39s-largest-capacity-doubled-to-44-million-devices-logical-unit.html. Accessed 30 Sept 2014

  20. Altera and Intel (2014) Press release Altera and Intel extend manufacturing partnership to include development of multi-die devices. http://newsroom.altera.com/press-releases/nr-intel-packaging.htm. Accessed 31 March 2014

  21. ASE and Inotera (2013) Press release ASE expands System-in-Package business model through industry partnership with Inotera. http://www.inotera.com/English/Press_Center/Press_Releases/2014-04-07+Inotera+and+ASE+Joint+Press+Release.htm. Accessed 7 April 2014

  22. 22ï¼Samsung (28 August 2014) Press release Samsung starts mass producing industry’s first 3D TSV technology based DDR4 modules for enterprise servers. http://www.samsung.com/global/business/semiconductor/news-events/press-releases/detail?cateSearchParam=&searchTextParam=&startYyyyParam=&startMmParam=&endYyyyParam=&endMmParam=&newsId = 13602&page=&searchType=&rdoPeriod=A#none. Accessed 2 Sep 2014

  23. Choi JY (2012) Presentation slide beyond LPDDR3 directions. LPDDR3 symposium 2012. http://www.jedec.org/sites/default/files/JY_Choi_Final_LPDDR3.pdf. Accessed 10 July 2014

  24. X-bit labs News (2013) JEDEC to discuss wide I/O 2, LPDDR4 standards at conference. http://www.xbitlabs.com/news/memory/display/20130316080548_JEDEC_to_Discuss_Wide_I_O_2_LPDDR4_Standards_at_Conference.html. Accessed 27 April 2014

  25. JEDEC (2011) STANDARD JESD209-2F June 2013, Low Power Double Data Rate 2 (LPDDR2) (Revision of JESD209-2E, April 2011), October 2013

    Google Scholar 

  26. JEDEC (2013) STANDARD JESD209-3B, Low Power Double Data Rate 3 (LPDDR3) (Revision of JESD209-3A, August 2013)

    Google Scholar 

  27. Kim M (2013) Presentation slide high performance & low power memory trend. http://www.semiconwest.org/sites/semiconwest.org/files/docs/SW2013_Minho%20Kim_SK%20Hynix.pdf. Accessed 30 July 2014

  28. SK Hynix (2014) Presentation slide memories in 2014 & introducing the new generation memories. https://intel.activeevents.com/sz14/connect/fileDownload/session/F5F7AD6840DE76F60EF6D7B8B8A91EA0/SZ14_GSSS006_100_ENGf.pdf. Accessed 30 July 2014

  29. HMCC (2013) Press release hybrid memory cube consortium heralds 2013 as turning point for high performance memory ICs, gains rapid consensus for final specification and decision to renew consortium. http://investors.micron.com/releasedetail.cfm?ReleaseID = 753753. Accessed 29 April 2014

  30. Altera and Micron (2013) Press release Altera and Micron lead industry with FPGA and hybrid memory cube interoperability. http://investors.micron.com/releasedetail.cfm?ReleaseID = 788635. Accessed 28 April 2014

  31. Micron (2013) Press release Micron technology ships first samples of hybrid memory cube. http://investors.micron.com/releasedetail.cfm?releaseid = 793156. Accessed 24 Jan 2015

  32. Micron (2013) Press release Micron’s hybrid memory cube earns high praise in next-generation supercomputer. http://investors.micron.com/releasedetail.cfm?ReleaseID = 805283. Accessed 29 April 2014

  33. PRWEB News (2013) Pico computing delivers the first PCI express card to integrate Micron’s hybrid memory cube and multiple Altera Stratix V FPGAs. Accessed 24 Jan 2015

    Google Scholar 

  34. HMCC (2014) Press release hybrid memory cube consortium continues to drive HMC industry adoption with release of second-generation specification. http://investors.micron.com/releasedetail.cfm?ReleaseID = 828028. Accessed 19 March 2014

  35. Nikkei (2014) Technology on line Fujitsu exhibited the main board of the next supercomputer first time in Japan and the performance per size is 22 times of “KEI” (in Japanese). http://techon.nikkeibp.co.jp/article/NEWS/20140513/351641/, 2014/05/14 08:00. Accessed 2 July 2014

  36. Micron (2014) Press release Micron collaborates with Intel to enhance knights landing with a high performance, on-package memory solution. http://investors.micron.com/releasedetail.cfm?ReleaseID = 856057. Accessed 2 July 2014

  37. Jeddeloh J, Keeth B (2012) Hybrid memory cube new DRAM architecture increases density and performance. Proceedings of 2012 symposium on VLSI technology digest of technical papers, pp 87–88

    Google Scholar 

  38. Hybrid Memory Cube Consortium (2014) http://hybridmemorycube.org/about.html. Accessed 15 Aug 2014

  39. SK Hynix (2013) Press release SK Hynix to start production of HBM DRAM chip modules using 3D TSV chip-packaging technology. http://itersnews.com/?p = 62940. Accessed 29 April 2014

  40. Tech Soda News (2013) AMD and Hynix announce joint development of HBM memory stacks. http://techsoda.com/amd-hynix-hbm-memory/. Accessed 29 April 2014

  41. RedGamingTech News (2014) AMD R9 380X in February & R9 390X & 370X Announced. http://www.redgamingtech.com/amdr9380xfebruaryr9390×370xannounced/1/. Accessed 24 Jan 2015

  42. JEDEC (2013) STANDARD JESD235 High Bandwidth Memory (HBM) DRAM. October 2013

    Google Scholar 

  43. Business Korea (2013) News release SK Hynix develops 4x faster DRAM. http://www.busin9esskorea.co.kr/article/2766/moore%E2 % 80 % 99s-law-sk-hynix-develops-4x-faster-dram. Accessed 28 March 2014

  44. Goto H (28 April 2014) PC watch news HBMDRAM for the next generation GPU which realizes 1TB/sec is in to volume production stage (in Japanese). http://pc.watch.impress.co.jp/docs/column/kaigai/20140428_646233.html. Accessed 20 May 2014

  45. Goto H (1 May 2014) PC watch news details of “HBM” stacked with TSV technology which succeed GDDR5 memory (in Japanese). http://pc.watch.impress.co.jp/docs/column/kaigai/20140501_646660.html. Accessed 20 May 2014

  46. BLACK B (2013) Presentation slide DIE STACKING IS HAPPENING!. 12-9-2013. http://www.microarch.org/micro46/files/keynote1.pdf. Accessed 10 Aug 2014

  47. My Navi News (31 January 2014) Advanced technology seen at the largest society of supercomputer “SC13” (in Japanese). http://news.mynavi.jp/column/sc13/020. Accessed 20 May 2014

  48. My Navi News (31 January 2014) Advanced technology seen at the largest society of supercomputer “SC13” (in Japanese). http://news.mynavi.jp/column/sc13/021. Accessed 20 May 2014

  49. Borkar S (7 October 2012) Presentation slide ubiquitous computing in the coming years—technology challenges and opportunities. Semicon West

    Google Scholar 

  50. Kimmich G (2013) Presentation slide 3D—what’s next, D43D. Workshop June 2013, Grenoble. http://www.leti-innovationdays.com/presentations/D43DWorkshop/Session3-StateOfTheArts/D43D13_Session_3_1_GeorgKimmich.pdf?PHPSESSID=f7b640026ea14ad29a39a245618e010d. Accessed 3 July 2014

  51. Kim J, Kim Y (2014) Presentation slide HBM: memory solution for bandwidth-hungry processors. http://www.setphaserstostun.org/hc26/HC26-11-day1-epub/HC26.11-3-Technology-epub/HC26.11.310-HBM-Bandwidth-Kim-Hynix-Hot%20Chips%20HBM%202014 % 20v7.pdf. Accessed 27 Oct 2014

  52. ** high density packaging with low cost stacking solution. Semicon West

    Google Scholar 

  53. NEDO (July 2013) Basic plan next generation smart device project (in Japanese). http://www.nedo.go.jp/content/100542603.pdf. Accessed 20 July 2014

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Morihiro Kada .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Kada, M. (2015). Recent Research and Development Activities of Three-Dimensional Integration Technology. In: Kondo, K., Kada, M., Takahashi, K. (eds) Three-Dimensional Integration of Semiconductors. Springer, Cham. https://doi.org/10.1007/978-3-319-18675-7_2

Download citation

Publish with us

Policies and ethics

Navigation