Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T.C. Chen, “Where CMOS is going: trendy hype vs. real technology,” ISSCC Dig. Tech. Papers, pp. 22–28, Feb. 2006.
K. Itoh, VLSI Memory Chip Design, Springer-Verlag, NY, 2001.
Y. Taur, D.A. Buchanan, W. Chen, D.J. Frank, K.E. Ismail, S.-H. Lo, G.A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S.J. Wind, and H.-S. Wong, “CMOS scaling into the nanometer regime,” Proc. IEEE, vol. 85, pp. 486–504, April 1997.
M. Yamaoka, K. Osada, R. Tsuchiya, M. Horiuchi, S. Kimura, and T. Kawahara, “Low power SRAM menu for SOC application using yin-yang-feedback memory cell technology,” Symp. VLSI Circuits Dig. Tech. Papers, pp. 288–291, June 2004.
K. Itoh, K. Osada, and T. Kawahara, “Reviews and future prospects of low-voltage embedded RAMs,” CICC Dig. Tech. Papers, pp.339–344, Oct. 2004.
K. Chen, C. Hu, P. Fang, M. R. Lin, and D. L. Wollesen, “Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects,” IEEE Trans. Electron Devices, Vol. 44, no. 11, pp. 1951–1957, Nov. 1997.
T. Burd, T. Pering, A. Stratakos and R. Brodersen, “A dynamic voltage scaled microprocessor system,” ISSCC Dig. Tech. Papers, pp. 294–295, Feb. 2000.
ITRS2003 Executive Summary Table 6a, p.57.
A. Agarwal, B. C. Paul and K. Roy, “Process variation in nano-scale memories: failure analysis and process tolerant architecture,” Proc. CICC, pp. 353–356, Oct. 2004.
A. Yamazaki, T. Fu**o, K. Inoue, I. Hayashi, H. Noda, N. Watanabe, F. Morishita, J. Ootani, M. Kobayashi, K. Dosaka, Y. Morooka, H. Shimano, S. Soeda, A. Hachisuka, Y. Okumura, K. Arimoto, S. Wake and H. Ozaki, “A 56.8GB/s 0.18um embedded DRAM macro with dual port sense amplifier for 3D graphic controller,” ISSCC Dig. Tech. Papers, pp. 394–395, Feb. 2000.
O. Takahashi, S. H. Dhong, M. Ohkubo, S. Onishi, R. H. Dennard, R. Hannon, S. Crowder, S. S. Iyer, M. R. Wordeman, B. Davari, W. B. Weinberger and N. Aoki, “1-GHz fully pipelined 3.7-ns address access time 8 k x 1024 embedded synchronous DRAM macro,” IEEE J. Solid-State Circuits, vol. 35, pp. 1673–1679, Nov. 2000.
S. Hong, S. Kim, J.-K. Wee and S. Lee, “Low-voltage DRAM sensing scheme with offset-cancellation sense amplifier,” IEEE J. Solid-State Circuits, vol. 37, pp. 1356–1360, Oct. 2002.
J. Y. Sim, K. W. Kwon, J. H. Choi, S. H. Lee, D. M. Kim, H. R. Hwang, K. C. Chun, Y. H. Seo, H. S. Hwang, D. I. Seo, C. Kim and S. I. Cho, “A 1.0V 256Mb SDRAM with offset-compensated direct sensing and charge-recycled precharge schemes,” ISSCC Dig. Tech. Papers, pp. 310–311, Feb. 2003.
H. L. Kalter, C. H. Stapper, J. E. Barth Jr., J. DiLorenzo, C. E. Drake, J. A. Fifield, G. A. Kelley Jr., S. C. Lewis, W. B. van der Hoeven and J. A. Yankosky, “A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC,” IEEE J. Solid-State Circuits, vol. 25, pp. 1118–1128, Oct. 1990.
K. Osada, Y. Saito, E. Ibe and K. Ishibashi, “16.7-fA/cell tunnel-leakage-suppressed 16-Mb SRAM for handling cosmic-ray-induced multierrors,” IEEE J. Solid-State Circuits, vol. 38, pp. 1952–1957, Nov. 2003.
M. Miyazaki, G. Ono, T. Hattori, K. Shiozawa, K. Uchiyama, and K. Ishibashi, “1000-MIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias,” ISSCC Dig. Tech. Papers, pp. 420–421, Feb. 2000.
K. Hardee, F. Jones, D. Butler, M. Parris, M. Mound, H. Calendar, G. Jones, L. Aldrich, C. Gruenschlaeger, M. Miyabayashi, K. Taniguchi, and T. Arakawa, “A 0.6V 205MHz 19.5ns tRC 16Mb embedded DRAM,” ISSCC Dig. Tech. Papers, pp. 200–201, Feb. 2004.
R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara, S. Maegawa, T. Ipposhi, Y. Ohji, and H. Matsuoka, “Silicon on thin BOX: a new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control,” IEDM Dig. Tech. Papers, pp.631–634, Dec. 2004.
C. H. Stapper and H.-S. Lee, “Synergistic fault-tolerance for memory chips,” IEEE Trans. Computers, vol. 41, p.pp. 1078–1087, Sep. 1992.
K. Itoh, M. Yamaoka, and T. Kawahara, “Impact of FD-SOI on deep-sub-100-nm CMOS LSIs–a view of memory designers–,” IEEE Intl. SOI Conference Dig. Tech. Papers, pp.103–104, Oct. 2006.
K. Itoh, M. Horiguchi, and T. Kawahara, “Ultra-low voltage nano-scale embedded RAMs,” ISCAS Proceedings, pp.25–28, May 2006.
A. Yamazaki, F. Horishita, N. Watanabe, T. Amano, M. Haraguchi, H. Noda, A. Hachisuka, K. Dosaka, K. Arimoto, S. Wake H. Ozaki and T. Yoshihara, “A study of sense-voltage margins in low-voltage-operating embedded DRAM Macros,” IEICE Trans. Electron., vol. E88-C, pp. 2020–2027, Oct. 2005.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer Science+ Business Media, LLC
About this chapter
Cite this chapter
Itoh, K., Horiguchi, M., Tanaka, H. (2007). Variability Issue in the Nanometer Era. In: Itoh, K., Horiguchi, M., Tanaka, H. (eds) Ultra-Low Voltage Nano-Scale Memories. Series On Integrated Circuits And Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-68853-4_5
Download citation
DOI: https://doi.org/10.1007/978-0-387-68853-4_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-33398-4
Online ISBN: 978-0-387-68853-4
eBook Packages: EngineeringEngineering (R0)